Attack of the Killer Micros Redux

By Michael Feldman

March 3, 2011

NVIDIA’s unveiling of Project Denver in January 2011 certainly portends big changes ahead for the GPU maker. Over the next couple of years, it will attempt to turn itself from a graphics chip vendor into a computing company. But to make it work, NVIDIA will have to do something no other company has been able to do: take a big chunk of Intel’s volume x86 business.

To recap, Project Denver is NVIDIA’s initiative to build high-end heterogeneous processors, integrating custom-built ARM CPUs with GPUs. The resulting chips are destined for workstations, servers and supercomputers. The brawnier Denver parts will parallel the company’s Tegra line, NVIDIA’s mobile processors that have already successfully delivered ARM CPU-GPU processors into the marketplace.

The Denver strategy is familiar: leverage essentially the same processor designs across an entire product portfolio. NVIDIA’s plan is that in two or three years, the chip they deliver for a smartphone will be a baby brother to the one delivered for a supercomputer. It’s the same model Intel has successfully employed for decades with its x86 architecture.

The emergence of commodity x86 clusters in the 1990s, aka Attack of the Killer Micros, was based on the fact that Intel and AMD could leverage their PC business into the server space. Since the high-end Xeons and Opterons are just souped-up versions of their mainstream x86 design, R&D and production costs can be spread across the entire enterprise. It could be argued that the eventual failure of Intel’s Itanium CPU in the HPC space was the result of that architecture’s lack of a volume market, i.e., from a performance-per-dollar perspective, the hardware became too expensive to deploy at the scale of a supercomputer.

It’s no secret that for the past couple of decades the desktop computer business has subsidized the x86 server business. NVIDIA is taking advantage of this same model; in this case, using the gaming market for GPUs to subsidize its Tesla HPC business. It’s hard to imagine either the Xeon or Tesla business could exist on its own.

But the consumer market is now shifting. In particular, the personal computer business is moving from the desktop to mobile devices like smartphones and tablets, and for the most part, these are ARM-based platforms. And since these mobile devices are more numerous than desktop/laptop systems (and in some cases are replacing them), the ARM CPU now has the advantage in volume.

As I wrote in a recent report on the future of ARM architecture in HPC:

When total shipments are considered, ARM outruns x86 by about a 10-to-1 margin. In 2010, more than 6 billion ARM-based processors were sold, and that number is projected to grow to 8 or 9 billion over the next three years.

Intel’s problem is not just that x86 consumer devices will shift to ARM, but as a result of the volume disruption, the economics of Intel’s higher margin x86 server and workstation business will be threatened as well. That is certainly what NVIDIA is counting on, at least to some degree.

Ars Technica’s Jon Stokes provides an interesting analysis of how this could play out. He begins by arguing that NVIDIA ARM chips will lose the performance and the performance/watt battle with Intel silicon:

First, there’s simply no way that any ARM CPU vendor, NVIDIA included, will even approach Intel’s desktop and server x86 parts in terms of raw performance any time in the next five years, and probably not in this decade. Intel will retain its process leadership, and Xeon will retain the CPU performance crown. Per-thread performance is a very, very hard problem to solve, and Intel is the hands-down leader here.

It’s also the case that as ARM moves up the performance ladder, it will necessarily start to drop in terms of power efficiency. Again, there is no magic pixie dust here, and the impact of the ISA alone on power consumption in processors that draw many tens of watts is negligible. A multicore ARM chip and a multicore Xeon chip that give similar performance on compute-intensive workloads will have similar power profiles; to believe otherwise is to believe in magical little ARM performance elves.

In the case of pure CPU thread performance, Stokes may indeed be right about Intel winning that race. But he seems to have forgotten that NVIDIA will have GPUs on-chip as well. I’ve got to believe that NVIDIA expects its GPU, and not the ARM unit, to do the heavy-duty number crunching on its processors. Certainly for most HPC and visual computing applications, the graphics engine will be the workhorse.

Also for many (most?) compute-intensive applications that must be confined to a CPU, multi-threaded performance is  much more important than single-threaded performance. Certainly if you can keep all the cores fed with data, it’s better to go with less performant cores if you can simply provide more of them, as AMD is doing with its latest Opterons.

For the same reason, I think Stokes’ power efficiency argument is overstated. Right now ARM designs are more energy efficient than x86 designs, mainly because the former is a simpler architecture. While future 64-bit ARM designs will almost certainly be more complex that their 32-bit counterparts, there’s little reason to believe that they’ll need to be as complex as say a Xeon. It remains to be seen how NVIDIA will balance performance and energy efficiency in their future Denver design.

Despite Stokes’ misgivings about ARM’s performance prospects, he still believes Intel and the x86 are in for a rough time — mainly for the same volume economic drivers I talked about earlier. In fact, he speculates that Intel might be forced to develop its own ARM CPU line or open up its fabs to ARM-based SoCs. Of course, AMD could also get into the ARM business, and perhaps has an even greater incentive to do so given its lack of a viable CPU for the mobile space.

Of course the x86 has proved to be remarkably resilient to competing architectures — PowerPC, MIPS, SPARC, Itanium, to name a few. And even though on paper the ARM numbers look overwhelming, the CPU business is not a board game. As with many things, you often can’t tell how much momentum something has until you try to stop it.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Hedge Funds (with Supercomputing help) Rank First Among Investors

May 22, 2017

In case you didn’t know, The Quants Run Wall Street Now, or so says a headline in today’s Wall Street Journal. Quant-run hedge funds now control the largest Read more…

By John Russell

IBM, D-Wave Report Quantum Computing Advances

May 18, 2017

IBM said this week it has built and tested a pair of quantum computing processors, including a prototype of a commercial version. That progress follows an an Read more…

By George Leopold

PRACEdays 2017 Wraps Up in Barcelona

May 18, 2017

Barcelona has been absolutely lovely; the weather, the food, the people. I am, sadly, finishing my last day at PRACEdays 2017 with two sessions: an in-depth loo Read more…

By Kim McMahon

US, Europe, Japan Deepen Research Computing Partnership

May 18, 2017

On May 17, 2017, a ceremony was held during the PRACEdays 2017 conference in Barcelona to announce the memorandum of understanding (MOU) between PRACE in Europe Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Exploring the Three Models of Remote Visualization

The explosion of data and advancement of digital technologies are dramatically changing the way many companies do business. With the help of high performance computing (HPC) solutions and data analytics platforms, manufacturers are developing products faster, healthcare providers are improving patient care, and energy companies are improving planning, exploration, and production. Read more…

NSF, IARPA, and SRC Push into “Semiconductor Synthetic Biology” Computing

May 18, 2017

Research into how biological systems might be fashioned into computational technology has a long history with various DNA-based computing approaches explored. N Read more…

By John Russell

DOE’s HPC4Mfg Leads to Paper Manufacturing Improvement

May 17, 2017

Papermaking ranks third behind only petroleum refining and chemical production in terms of energy consumption. Recently, simulations made possible by the U.S. D Read more…

By John Russell

PRACEdays 2017: The start of a beautiful week in Barcelona

May 17, 2017

Touching down in Barcelona on Saturday afternoon, it was warm, sunny, and oh so Spanish. I was greeted at my hotel with a glass of Cava to sip and treated to a Read more…

By Kim McMahon

NSF Issues $60M RFP for “Towards a Leadership-Class” System

May 16, 2017

In case you missed it, the National Science Foundation issued the request for proposals (RFP) for the next ‘Towards a Leadership-Class Computing Facility – Read more…

By John Russell

Cray Offers Supercomputing as a Service, Targets Biotechs First

May 16, 2017

Leading supercomputer vendor Cray and datacenter/cloud provider the Markley Group today announced plans to jointly deliver supercomputing as a service. The init Read more…

By John Russell

HPE’s Memory-centric The Machine Coming into View, Opens ARMs to 3rd-party Developers

May 16, 2017

Announced three years ago, HPE’s The Machine is said to be the largest R&D program in the venerable company’s history, one that could be progressing tow Read more…

By Doug Black

What’s Up with Hyperion as It Transitions From IDC?

May 15, 2017

If you’re wondering what’s happening with Hyperion Research – formerly the IDC HPC group – apparently you are not alone, says Steve Conway, now senior V Read more…

By John Russell

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

HPE Launches Servers, Services, and Collaboration at GTC

May 10, 2017

Hewlett Packard Enterprise (HPE) today launched a new liquid cooled GPU-driven Apollo platform based on SGI ICE architecture, a new collaboration with NVIDIA, a Read more…

By John Russell

IBM PowerAI Tools Aim to Ease Deep Learning Data Prep, Shorten Training 

May 10, 2017

A new set of GPU-powered AI software announced by IBM today brings automation to many of the tedious, time consuming and complex aspects of AI project on-rampin Read more…

By Doug Black

Bright Computing 8.0 Adds Azure, Expands Machine Learning Support

May 9, 2017

Bright Computing, long a prominent provider of cluster management tools for HPC, today released version 8.0 of Bright Cluster Manager and Bright OpenStack. The Read more…

By John Russell

Microsoft Azure Will Debut Pascal GPU Instances This Year

May 8, 2017

As Nvidia's GPU Technology Conference gets underway in San Jose, Calif., Microsoft today revealed plans to add Pascal-generation GPU horsepower to its Azure clo Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Last week, Google reported that its custom ASIC Tensor Processing Unit (TPU) was 15-30x faster for inferencing workloads than Nvidia's K80 GPU (see our coverage Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

Since our first formal product releases of OSPRay and OpenSWR libraries in 2016, CPU-based Software Defined Visualization (SDVis) has achieved wide-spread adopt Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a ne Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is Read more…

By Tiffany Trader

Leading Solution Providers

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which w Read more…

By Tiffany Trader

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling Read more…

By Steve Campbell

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Eng Read more…

By Tiffany Trader

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular Read more…

By John Russell

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu's Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural networ Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

As China continues to prove its supercomputing mettle via the Top500 list and the forward march of its ambitious plans to stand up an exascale machine by 2020, Read more…

By Tiffany Trader

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of "quantum supremacy," researchers are stretching the limits of today's most advance Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This