Attack of the Killer Micros Redux

By Michael Feldman

March 3, 2011

NVIDIA’s unveiling of Project Denver in January 2011 certainly portends big changes ahead for the GPU maker. Over the next couple of years, it will attempt to turn itself from a graphics chip vendor into a computing company. But to make it work, NVIDIA will have to do something no other company has been able to do: take a big chunk of Intel’s volume x86 business.

To recap, Project Denver is NVIDIA’s initiative to build high-end heterogeneous processors, integrating custom-built ARM CPUs with GPUs. The resulting chips are destined for workstations, servers and supercomputers. The brawnier Denver parts will parallel the company’s Tegra line, NVIDIA’s mobile processors that have already successfully delivered ARM CPU-GPU processors into the marketplace.

The Denver strategy is familiar: leverage essentially the same processor designs across an entire product portfolio. NVIDIA’s plan is that in two or three years, the chip they deliver for a smartphone will be a baby brother to the one delivered for a supercomputer. It’s the same model Intel has successfully employed for decades with its x86 architecture.

The emergence of commodity x86 clusters in the 1990s, aka Attack of the Killer Micros, was based on the fact that Intel and AMD could leverage their PC business into the server space. Since the high-end Xeons and Opterons are just souped-up versions of their mainstream x86 design, R&D and production costs can be spread across the entire enterprise. It could be argued that the eventual failure of Intel’s Itanium CPU in the HPC space was the result of that architecture’s lack of a volume market, i.e., from a performance-per-dollar perspective, the hardware became too expensive to deploy at the scale of a supercomputer.

It’s no secret that for the past couple of decades the desktop computer business has subsidized the x86 server business. NVIDIA is taking advantage of this same model; in this case, using the gaming market for GPUs to subsidize its Tesla HPC business. It’s hard to imagine either the Xeon or Tesla business could exist on its own.

But the consumer market is now shifting. In particular, the personal computer business is moving from the desktop to mobile devices like smartphones and tablets, and for the most part, these are ARM-based platforms. And since these mobile devices are more numerous than desktop/laptop systems (and in some cases are replacing them), the ARM CPU now has the advantage in volume.

As I wrote in a recent report on the future of ARM architecture in HPC:

When total shipments are considered, ARM outruns x86 by about a 10-to-1 margin. In 2010, more than 6 billion ARM-based processors were sold, and that number is projected to grow to 8 or 9 billion over the next three years.

Intel’s problem is not just that x86 consumer devices will shift to ARM, but as a result of the volume disruption, the economics of Intel’s higher margin x86 server and workstation business will be threatened as well. That is certainly what NVIDIA is counting on, at least to some degree.

Ars Technica’s Jon Stokes provides an interesting analysis of how this could play out. He begins by arguing that NVIDIA ARM chips will lose the performance and the performance/watt battle with Intel silicon:

First, there’s simply no way that any ARM CPU vendor, NVIDIA included, will even approach Intel’s desktop and server x86 parts in terms of raw performance any time in the next five years, and probably not in this decade. Intel will retain its process leadership, and Xeon will retain the CPU performance crown. Per-thread performance is a very, very hard problem to solve, and Intel is the hands-down leader here.

It’s also the case that as ARM moves up the performance ladder, it will necessarily start to drop in terms of power efficiency. Again, there is no magic pixie dust here, and the impact of the ISA alone on power consumption in processors that draw many tens of watts is negligible. A multicore ARM chip and a multicore Xeon chip that give similar performance on compute-intensive workloads will have similar power profiles; to believe otherwise is to believe in magical little ARM performance elves.

In the case of pure CPU thread performance, Stokes may indeed be right about Intel winning that race. But he seems to have forgotten that NVIDIA will have GPUs on-chip as well. I’ve got to believe that NVIDIA expects its GPU, and not the ARM unit, to do the heavy-duty number crunching on its processors. Certainly for most HPC and visual computing applications, the graphics engine will be the workhorse.

Also for many (most?) compute-intensive applications that must be confined to a CPU, multi-threaded performance is  much more important than single-threaded performance. Certainly if you can keep all the cores fed with data, it’s better to go with less performant cores if you can simply provide more of them, as AMD is doing with its latest Opterons.

For the same reason, I think Stokes’ power efficiency argument is overstated. Right now ARM designs are more energy efficient than x86 designs, mainly because the former is a simpler architecture. While future 64-bit ARM designs will almost certainly be more complex that their 32-bit counterparts, there’s little reason to believe that they’ll need to be as complex as say a Xeon. It remains to be seen how NVIDIA will balance performance and energy efficiency in their future Denver design.

Despite Stokes’ misgivings about ARM’s performance prospects, he still believes Intel and the x86 are in for a rough time — mainly for the same volume economic drivers I talked about earlier. In fact, he speculates that Intel might be forced to develop its own ARM CPU line or open up its fabs to ARM-based SoCs. Of course, AMD could also get into the ARM business, and perhaps has an even greater incentive to do so given its lack of a viable CPU for the mobile space.

Of course the x86 has proved to be remarkably resilient to competing architectures — PowerPC, MIPS, SPARC, Itanium, to name a few. And even though on paper the ARM numbers look overwhelming, the CPU business is not a board game. As with many things, you often can’t tell how much momentum something has until you try to stop it.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “pre-exascale” award), parsed out additional information ab Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid whoops and hollers from the crowd, Thomas Sterling presented t Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out plans to push deeper into climate science and develop more gran Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale companies and their embrace of AI and deep learning – tha Read more…

By Doug Black

HPE Extreme Performance Solutions

Creating a Roadmap for HPC Innovation at ISC 2017

In an era where technological advancements are driving innovation to every sector, and powering major economic and scientific breakthroughs, high performance computing (HPC) is crucial to tackle the challenges of today and tomorrow. Read more…

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network designed to emulate and compete with the human brain. In thi Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big data and artificial intelligence software to its top-of-the-l Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “global” launch event in Austin TX. In many ways it was a fu Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it, analysts and journalists want to report on it. Deep learni Read more…

By Doug Black

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid wh Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out pla Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale Read more…

By Doug Black

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big d Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “g Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it Read more…

By Doug Black

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Knights Landing Processor with Omni-Path Makes Cloud Debut

April 18, 2017

HPC cloud specialist Rescale is partnering with Intel and HPC resource provider R Systems to offer first-ever cloud access to Xeon Phi "Knights Landing" processors. The infrastructure is based on the 68-core Intel Knights Landing processor with integrated Omni-Path fabric (the 7250F Xeon Phi). Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This