Intel Scales Up Cores and Memory with New Westmere EX CPUs

By Michael Feldman

April 6, 2011

This week Intel launched its new Westmere EX lineup, the latest Xeons aimed at large-memory, multi-socketed servers. The new chips come in 6-, 8- and 10-core flavors and will be sold under the name Xeon E7. According to Intel, these latest CPUs deliver 40 percent greater performance than the previous generation Nehalem EX (Xeon 7500 and 6500) processors while maintaining the same power draw.

Compared to the 45nm-based Nehalem EX line, the E7 silicon is on 32nm process technology, which allowed them to add a couple of more cores and an additional 6 MB of L3 cache to the top-end chip. Despite that, Intel only grew the transistor count modestly, from 2.3 billion to 2.6 billion. The thrust was to make the cores smarter and more efficient at their job, not to rely on the brute force of Moore’s Law.

The E7s are 42 percent quicker than their Nehalem ancestors, at least at integer throughput (using the SPECint_rate_base2006 benchmark). One might wonder how Intel accomplished this since they only increased the core count and L3 cache by 25 percent apiece. Apparently 11 percent of the performance increase is the result of optimizations in the latest Intel Compiler XE2011. The rest of the performance bump can probably be attributed to the faster clock for the E7. (Intel pitted a 2.4 GHz E7-4870 against a 2.26 GHz Nehalem X7560 in their benchmark tests.) Floating point throughput (SPECfp_rate_base2006) increased at a more modest 32 percent.

Using the OpenMP benchmark (SPEC OMP2001) for shared memory throughput, the E7-4870 only delivered an 18 percent boost compared to the Nehalem X7560. On some real-life memory-intensive HPC workloads, however, performance was on par with the integer and FP results. For example, Intel reported that throughput improved 21 to 37 percent when exercising the E7s on a number of EDA analysis tools. It remains to be seen how other big memory HPC codes fare on the new hardware.

Besides the core count bump, the other notable E7 feature is its support for larger memory capacity. For a four-socket server, the E7 will scale up to 2 GB of RAM and 102 GB/second of bandwidth, which is twice as good as Nehalem EX. Intel accomplished this by adding support for 32 GB DIMM chips. (The E7 still relies on the same 16 DIMM slots per socket.) These 32 GB DIMMs tend to be rather expensive, though, and so far the server OEMs are only offering E7 systems with 16 GB DIMMs. But 1 TB in a four-socket box is quite useful in its own right, and will be able to handle some rather large in-memory databases.

Perhaps more importantly, the E7 chips can be paired with low voltage memory modules (LV DIMMs) to help curb energy consumption, especially on terascale-sized DRAM configurations. Intel has also added integrated memory buffers to further reduce power draw.

Unlike the Nehalem EX line, the E7 family is divided into three different processor series according chip socket support. The E7-2800 series is geared for two-socket systems, while the E7-4800 series is designed for machines with four CPUs. The quad-socket setup is probably the sweet spot for the E7 family given that four CPUs in one server is apt to be less expensive than 2 dual-socket boxes; plus you have twice the memory headroom. The E7-8800 series is for eight socket machines. These CPUs priced at a premium, but if you’re looking for an x86 SMP machine with up to 80 cores (160 threads) and multiple terabytes of memory, this is the CPU for you.

At launch, 19 server makers announced E7-based platforms, including the usual suspects like IBM, HP, Dell, Cisco, and Oracle. The principle destination for these chips will be “mission-critical” enterprise servers, the segment Intel first pursued in a major with its Nehalem EX line. To chase that application space, Intel has incorporated a number of new security and RAS features which, according to them, puts their latest x86 offering on par with RISC CPUs and even their own Itanium chip. Mission-critical enterprise computing is estimated to be worth about $18 billion per year — about twice that of the HPC server market.

But a number of vendors — SGI, Cray, Supermicro, and AMAX, thus far — are also using the E7s to build scaled-up HPC machinery. SGI for example, has latched onto the E7s to refresh their Altix UV shared memory products. The low-end Altix UV 10 and mid-range Altix UV 100 both benefitted from the extra cores and memory capacity.

For example, the UV 100 now scales to 960 cores and 12 TB of shared memory in just two racks. The top-of-the-line Altix UV 1000 can also use the new E7 CPUs, but for architectural reasons and OS limitations still tops out at 2,048 cores and 16 TB of memory. However, you can still take advantage of the more performant 8-core and 10-core E7s, so a UV 1000 can squeeze out more FLOPS per watt than before, and can scale past 20 teraflops of peak performance.

Cray’s CX1000-S is also being offered with E7 chips. Although, Cray didn’t announce specific configurations, as in the Altix UV, the higher performing E7s would make this SMP box faster and/or more power efficient.

Finally, both Supermicro and AMAX have come up with four-socket and eight-socket E7-based servers (these might actually be the same hardware). The top-end offerings delivers up to 80 cores and 2 TB of memory in an 5U form factor, while the four-socket servers provide half that scalability, but in a 1U, 2U, or 4U package. The 8-way offerings can be outfitted with up to four NVIDIA GPUs if you want to pair the E7 parts with some extra vector acceleration. Although these Supermicro and AMAX systems are geared for HPC, at least the non-GPU versions are also being positioned for big memory enterprise workloads.

As you can see from the chart above, these high-end CPUs are priced accordingly. The top-end 130-watt E7-8870 is over $4,600 in quantities of a thousand. More mid-range E7s will run half that, and even the 10-core chip for dual-socket systems runs over $2,500. Intel apparently believes that they are worth the premium, and given that these chip are being paired with lots of expensive DRAM and software, the CPU itself is probably the one of the best-valued components in these high-end shared memory servers.

Regardless, the E7 parts will be less expensive than RISC processors, the Itanium, or any proprietary CPU. At the other end of the price spectrum, Intel will have to contend with AMD, which is planning to launch its Bulldozer-class “Interlagos” CPU in Q3. Those chips come in 12-core and 16-core versions and can populate four-socket servers. So for users with SMP workloads that are chewing on terabytes of data, the x86 architecture is looking a bit more tempting.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

HPE Extreme Performance Solutions

“Lunch & Learn” to Explore the Growing Applications of Genomic Analytics

In the digital age of medicine, healthcare providers are rapidly transforming their approach to patient care. Traditional technologies are no longer sufficient to process vast quantities of medical data (including patient histories, treatment plans, diagnostic reports, and more), challenging organizations to invest in a new style of IT to enable faster and higher-quality care. Read more…

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This