Intel Scales Up Cores and Memory with New Westmere EX CPUs

By Michael Feldman

April 6, 2011

This week Intel launched its new Westmere EX lineup, the latest Xeons aimed at large-memory, multi-socketed servers. The new chips come in 6-, 8- and 10-core flavors and will be sold under the name Xeon E7. According to Intel, these latest CPUs deliver 40 percent greater performance than the previous generation Nehalem EX (Xeon 7500 and 6500) processors while maintaining the same power draw.

Compared to the 45nm-based Nehalem EX line, the E7 silicon is on 32nm process technology, which allowed them to add a couple of more cores and an additional 6 MB of L3 cache to the top-end chip. Despite that, Intel only grew the transistor count modestly, from 2.3 billion to 2.6 billion. The thrust was to make the cores smarter and more efficient at their job, not to rely on the brute force of Moore’s Law.

The E7s are 42 percent quicker than their Nehalem ancestors, at least at integer throughput (using the SPECint_rate_base2006 benchmark). One might wonder how Intel accomplished this since they only increased the core count and L3 cache by 25 percent apiece. Apparently 11 percent of the performance increase is the result of optimizations in the latest Intel Compiler XE2011. The rest of the performance bump can probably be attributed to the faster clock for the E7. (Intel pitted a 2.4 GHz E7-4870 against a 2.26 GHz Nehalem X7560 in their benchmark tests.) Floating point throughput (SPECfp_rate_base2006) increased at a more modest 32 percent.

Using the OpenMP benchmark (SPEC OMP2001) for shared memory throughput, the E7-4870 only delivered an 18 percent boost compared to the Nehalem X7560. On some real-life memory-intensive HPC workloads, however, performance was on par with the integer and FP results. For example, Intel reported that throughput improved 21 to 37 percent when exercising the E7s on a number of EDA analysis tools. It remains to be seen how other big memory HPC codes fare on the new hardware.

Besides the core count bump, the other notable E7 feature is its support for larger memory capacity. For a four-socket server, the E7 will scale up to 2 GB of RAM and 102 GB/second of bandwidth, which is twice as good as Nehalem EX. Intel accomplished this by adding support for 32 GB DIMM chips. (The E7 still relies on the same 16 DIMM slots per socket.) These 32 GB DIMMs tend to be rather expensive, though, and so far the server OEMs are only offering E7 systems with 16 GB DIMMs. But 1 TB in a four-socket box is quite useful in its own right, and will be able to handle some rather large in-memory databases.

Perhaps more importantly, the E7 chips can be paired with low voltage memory modules (LV DIMMs) to help curb energy consumption, especially on terascale-sized DRAM configurations. Intel has also added integrated memory buffers to further reduce power draw.

Unlike the Nehalem EX line, the E7 family is divided into three different processor series according chip socket support. The E7-2800 series is geared for two-socket systems, while the E7-4800 series is designed for machines with four CPUs. The quad-socket setup is probably the sweet spot for the E7 family given that four CPUs in one server is apt to be less expensive than 2 dual-socket boxes; plus you have twice the memory headroom. The E7-8800 series is for eight socket machines. These CPUs priced at a premium, but if you’re looking for an x86 SMP machine with up to 80 cores (160 threads) and multiple terabytes of memory, this is the CPU for you.

At launch, 19 server makers announced E7-based platforms, including the usual suspects like IBM, HP, Dell, Cisco, and Oracle. The principle destination for these chips will be “mission-critical” enterprise servers, the segment Intel first pursued in a major with its Nehalem EX line. To chase that application space, Intel has incorporated a number of new security and RAS features which, according to them, puts their latest x86 offering on par with RISC CPUs and even their own Itanium chip. Mission-critical enterprise computing is estimated to be worth about $18 billion per year — about twice that of the HPC server market.

But a number of vendors — SGI, Cray, Supermicro, and AMAX, thus far — are also using the E7s to build scaled-up HPC machinery. SGI for example, has latched onto the E7s to refresh their Altix UV shared memory products. The low-end Altix UV 10 and mid-range Altix UV 100 both benefitted from the extra cores and memory capacity.

For example, the UV 100 now scales to 960 cores and 12 TB of shared memory in just two racks. The top-of-the-line Altix UV 1000 can also use the new E7 CPUs, but for architectural reasons and OS limitations still tops out at 2,048 cores and 16 TB of memory. However, you can still take advantage of the more performant 8-core and 10-core E7s, so a UV 1000 can squeeze out more FLOPS per watt than before, and can scale past 20 teraflops of peak performance.

Cray’s CX1000-S is also being offered with E7 chips. Although, Cray didn’t announce specific configurations, as in the Altix UV, the higher performing E7s would make this SMP box faster and/or more power efficient.

Finally, both Supermicro and AMAX have come up with four-socket and eight-socket E7-based servers (these might actually be the same hardware). The top-end offerings delivers up to 80 cores and 2 TB of memory in an 5U form factor, while the four-socket servers provide half that scalability, but in a 1U, 2U, or 4U package. The 8-way offerings can be outfitted with up to four NVIDIA GPUs if you want to pair the E7 parts with some extra vector acceleration. Although these Supermicro and AMAX systems are geared for HPC, at least the non-GPU versions are also being positioned for big memory enterprise workloads.

As you can see from the chart above, these high-end CPUs are priced accordingly. The top-end 130-watt E7-8870 is over $4,600 in quantities of a thousand. More mid-range E7s will run half that, and even the 10-core chip for dual-socket systems runs over $2,500. Intel apparently believes that they are worth the premium, and given that these chip are being paired with lots of expensive DRAM and software, the CPU itself is probably the one of the best-valued components in these high-end shared memory servers.

Regardless, the E7 parts will be less expensive than RISC processors, the Itanium, or any proprietary CPU. At the other end of the price spectrum, Intel will have to contend with AMD, which is planning to launch its Bulldozer-class “Interlagos” CPU in Q3. Those chips come in 12-core and 16-core versions and can populate four-socket servers. So for users with SMP workloads that are chewing on terabytes of data, the x86 architecture is looking a bit more tempting.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Samsung and a number of other corporations to its IBM Q Net Read more…

By Tiffany Trader

TACC Researchers Test AI Traffic Monitoring Tool in Austin

December 13, 2017

Traffic jams and mishaps are often painful and sometimes dangerous facts of life. At this week’s IEEE International Conference on Big Data being held in Boston, researchers from TACC and colleagues will present a new Read more…

By HPCwire Staff

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in what has become an overwhelmingly two-socket landscape in the d Read more…

By John Russell

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of quantum. This week, Microsoft took the next step in advanci Read more…

By Tiffany Trader

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Read more…

By Tiffany Trader

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This