The Weekly Top Five

By Tiffany Trader

April 21, 2011

The Weekly Top Five features the five biggest HPC stories of the week, condensed for your reading pleasure. This week, we cover TACC’s agreement with Intel to develop the company’s MIC processor line; SGI’s Japanese gigs; the High Performance Computing Center Stuttgart’s new Cray systems; the mapping of red blood cells in the brain; and the creation of better fusion models using the Jaguar supercomputer.

TACC, Intel Collaborate for Open Science

Today the Texas Advanced Computing Center (TACC) at The University of Texas at Austin announced a new partnership with Intel to help the open science community prepare for Intel’s upcoming “many integrated core” (MIC) processor line. While there are 100 other Intel partners working on software development for the MIC processors, TACC is the first National Science Foundation (NSF) TeraGrid institution to partner with Intel for the benefit of the open-science community.

According to the release, TACC has been provided with a software development platform for pre-production “Knights Ferry” MIC processors and is already porting applications. Later this year, TACC and Intel will build a Knights Ferry-based cluster to explore scalability issues. The partners will report on their efforts at the November 2011 Supercomputing Conference. In addition, TACC will have early access to the first commercial MIC processors, codenamed “Knights Corner,” to ensure application performance.

Knight’s Corner will employ Intel’s 22-nm manufacturing process and will enable 50 cores on a single chip. While no official release date has been announced, there’s talk the commercial chips will debut in the second half of 2012. The chips are being targeted at applications with a high degree of data parallelism. Examples include molecular dynamics and quantum chemistry, as well as data-intensive applications like seismic imaging, sensor network analysis, and real-time analytics.

HPCwire Editor Michael Feldman reveals additional details on the architecture:

MIC represents Intel’s entry into the HPC processor accelerator sweepstakes, as the company attempts to perform an end-run around GPU computing. Mainly thanks to NVIDIA, over the last few years GPU computing, aka GPGPU, has become a mainstream HPC solution across workstations, clusters and supercomputers. They rely on specialized programming environments, like CUDA and OpenCL, to develop software on those platforms.

As suggested by its name, MIC is essentially an x86 processor, with more cores (but simpler ones) than a standard x86 CPU, an extra-wide SIMD unit for heavy duty vector math, and four-way SMT threading. As such, it’s meant to speed up codes that can exploit much higher levels of parallelization than can be had on standard x86 parts.

Feldman spoke with TACC’s deputy director Dan Stanzione, who was optimistic regarding the product’s x86 compatibility. As Stanzione confided to Feldman, “Moving a code to MIC might involve sitting down and adding a couple of lines of directives that takes a few minutes. Moving a code to a GPU is a project.”

SGI, Big in Japan

This week SGI announced it was selected by Japan’s Semiconductor Energy Laboratory (SEL) to provide an SGI Altix ICE 8400 system for semiconductor research and development applications. The supercomputer will support new technologies like thin-film integrated circuits, liquid crystal and electroluminescent displays, semiconductor thin-film transistors, solar cells, and batteries.

Outfitted with 3,840 Intel Xeon 5600 series processors and up to 15 terabytes of memory, the new compute cluster will be about ten times faster than its predecessor. Officials say the system will be operational in July.

Semiconductor Energy Laboratory, which has worked with SGI Japan in the past, cited SGI’s solid track-record and SGI Japan’s reputation for technical support as factors in their decision-making process.

Last Friday, SGI was selected to work with Bull on a 1.3 petaflop HPC system being installed at the International Fusion Energy Research Center in Rokkasho, Japan.

The High Performance Computing Center Stuttgart Orders Two Petascale Crays

The High Performance Computing Center Stuttgart (HLRS) of the University of Stuttgart, part of the larger Gauss Centre for Supercomputing (GCS), will soon deploy a one-petaflop Cray XE6 supercomputer known as “Hermit.” Since the Gauss Centre for Supercomputing is a PRACE member institution, the new Cray supercomputer will be available to researchers, scientists and engineers throughout Europe.

This one-petaflop Hermit system, which is scheduled to debut in the fall of this year, will be followed by a 4-5 petaflop supercomputer as part of the second half of the project, to take place in 2013. The future Cray architecture is code-named “Cascade.”

HLRS Director Michael Resch commented on the center’s partnership with the big-league supercomputer-maker:

“Cray is just the right partner as we enter the era of petaflops computing. Together with Cray’s outstanding supercomputing technology, our center will be able to carry through the new initiative for engineering and industrial simulation. This is especially important as we work at the forefront of electric mobility and sustainable energy supply.”

HLRS is a key member of the Gauss Centre for Supercomputing (GCS), an alliance of three major supercomputing centers in Germany that together represent one of the world’s largest supercomputing resources. In addition to being one of the leading centers of the Partnership for Advanced Computing in Europe (PRACE) initiative, HLRS is the only major European HPC organization to work directly with industrial partners in automotive and aerospace engineering. These new installations will increase the overall capacity of the PRACE Research Infrastructure.

Researchers Create Detailed Blood Flow Models

A team of scientists from Brown University and the U.S. Department of Energy’s (DOE) Argonne National Laboratory are using the lab’s Blue Gene/P supercomputer to map the movement of red blood cells in the hopes that it will lead to better diagnoses and treatments for patients with blood flow disorders. The research was made possible through the DOE’s Innovative and Novel Computational Impact on Theory and Experiment (INCITE) program, which awarded 50 million processor-hours to the project.

With advances in supercomputing, researchers can now create detailed models of blood flow down to the molecular level, enabling doctors to better understand how heart and blood diseases can be treated. This field of study is known as “biophysics” since “the forces that govern red blood cells’ movements at this level are best described by the laws of physics.”

Joe Insley, team member and principal software developer at Argonne, comments on the achievement:

“Previous computer models haven’t been able to accurately account for, say, the motion of the blood cells bending or buckling as they ricochet off the walls. This simulation is powerful enough to incorporate that extra level of detail.”

Part of the study involves mapping the movement of red blood cells in the brain. The team used similar modeling last year to discover that the malaria parasite causes its victims’ red blood cells to be 50 times stiffer than normal. According to the announcement, the research on blood flow in the brain could lead to treatments for diseases that affect blood flow, such as malaria, diabetes and HIV.

Another part of the study is looking at the relationship between cerebrospinal fluid and blood flow in the brain. When this system breaks down, it can put pressure on brain tissues, leaving the brain vulnerable to damage.

The researchers, led by G. E. Karniadakis, used Argonne’s Blue Gene/P supercomputer, located at the Argonne Leadership Computing Facility (ALCF). The IBM machine is capable of performing 500 trillion calculations per second, enough power to solve the most challenging science problems.

Jaguar Supercomputer Heats Up Fusion Reactions

A team of researchers is using Oak Ridge National Laboratory’s Jaguar supercomputer to study fusion reactions. The reactions produce helium from hydrogen and release energy in the process, and could be used to ignite ITER, an experimental fusion reactor under construction in southern France.

Zhihong Lin of the University of California-Irvine is working with General Atomics researcher Ron Waltz on the project. As part of the the Department of Energy’s INCITE program, the team received three years of processor time on the Oak Ridge Leadership Computing Facility’s Cray XT5 Jaguar, which can process two quadrillion calculations per second. These fusion simulations use between 5,000 and 50,000 of Jaguar’s 224,256 processing cores.

The research sheds light on the role of turbulence in a fusion plasma. Turbulence can threaten the fusion reaction by allowing charged particles to cool. According to the announcement, “Lin’s team is using simulations to develop ways of applying electromagnetic forces to overcome turbulence, heating the reactor, rather than cooling it.”

The researchers have been working to create computer programs that will lead to more accurate and useful fusion plasma simulations. According to Lin, a complete model will be capable of “simultaneously simulating all turbulent interactions between the particles in a fusion reaction.” His goal is to complete such a model by 2012.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This