The Weekly Top Five

By Tiffany Trader

May 5, 2011

The Weekly Top Five features the five biggest HPC stories of the week, condensed for your reading pleasure. This week we cover ISRO’s newest supercomputer; Tokyo Tech’s selection of EM Photonics’ CULA library; Intel’s 3-D transistor breakthrough; the latest LSF Tools from Platform Computing; and SciNet’s new NextIO GPU-based system.

Indian Supercomputing SAGA

This week the Indian Space Research Organisation (ISRO) launched that nation’s fastest computer — “SAGA-220” — which stands for “Supercomputer for Aerospace with GPU Architecture-220 teraflops.” The new system relies heavily on GPUs to achieve its eponymous theoretical peak speed of 220 teraflops, which will be put to work solving complex aerospace problems.

The Vikram Sarabhai Space Centre along with vendor partner, Wipro, Ltd., designed and built the supercomputer using commodity hardware and open source software components at a cost of about $3.1 million (Rs. 14 crores). SAGA-220 contains 400 NVIDIA Tesla 2070 GPUs and 400 Intel quad-core Xeon CPUs, linked with a high speed interconnect. Each GPU and CPU provides a performance of 500 gigaflops and 50 gigaflops respectively, adding up to the 220 teraflop mark. The GPUs also help the system achieve a stated power consumption of 150 kW, and the ISRO representatives explain that minimizing environmental impact was one of their goals. The architecture design intentially allows for future upgrades, which could eventually lead to petascale performance.

SAGA-220 will reside at Satish Dhawan Supercomputing Facility, which is part of the Vikram Sarabhai Space Centre (VSSC), in Thiruvananthapuram, India.

HPCwire presents feature coverage of the SAGA-220 debut, here.

Tokyo Tech Selects CULA Library for TSUBAME 2.0

EM Photonics announced that the Tokyo Institute of Technology’s supercomputer, TSUBAME 2.0, will be using CULA tools as part of a four-year licensing agreement, providing the system’s users with the most current version of the software. The arrangement was brokered by one of EM Photonics’ major resellers, Best Systems, which works with many Japanese academic and government institutions.

CULA was developed by a team of engineers at EM Photonics in partnership with NVIDIA. It leverages NVIDIA’s CUDA architecture to improve the performance of linear algebra fuctions.

The Tokyo Institute of Technology (Tokyo Tech), the largest science and technology university in Japan, is home to the TSUBAME 2.0 supercomputer, Japan’s first petascale system, which occupies the fourth spot on the TOP500 list of the world’s fastest sypercomputers.

TSUBAME 2.0 relies on GPU computing to achieve its powerful performance level, and as such it required a tool capable of tapping the power of the CUDA architecture. Professor Satoshi Matsuoka, TSUBAME 2.0 project lead, explained:

“The majority of the achievable FLOPS in TSUBAME 2.0 is due to the power of the GPUs, so it is essential that we provide as comprehensive a software stack to utilize them to their fullest potential as possible. CULA will be an extremely valuable part of the portfolio, allowing our scientists to conduct large scale simulations at unprecedented speeds.”

Intel Brings Transistor Into Third-Dimension

The wait for a commercial 3-D transistor is over and Intel was first to cross the finish line when it announced its intention to mass produce transistors with a three-dimensional structure, called Tri-Gate. According to Intel reps, this advancement will extend Moore’s Law for years to come. Intel first revealed its 3-D processor strategy in 2002, and is now finally entering the high-volume manufacturing stage for the 22-nanometer (nm) node in an Intel chip codenamed “Ivy Bridge.”

The company explains that the revolutionary transistor design will allow chips to function better with less power, a good profile for a variety of devices, from the smallest handhelds to massive distributed (cloud) servers.

HPCwire Editor Michael Feldman provides further coverage of this significant development in chip design, and helps explain why a third dimension was necessary.

The problem is that as semiconductor geometries shrink, it gets increasingly difficult to prevent the electrons from leaking out of the gates, especially at higher voltages. The solution was to build up them up into three-dimensional fin structures so they can be wrapped around the channel, making it more difficult for the electrons to escape. Essentially they’ve blocked the electrons on three sides instead of the one in the flat transistor.

The 3-D Tri-Gate transistor will be implemented in the company’s forthcoming manufacturing process, called the 22nm node, a reference to the size of individual transistor features. To illustrate just how small this is, the company explains that “more than 6 million 22nm Tri-Gate transistors could fit in the period at the end of this sentence.”

Platform Revs LSF Tools

On the heels of last week’s Platform Symphony upgrade, Platform Computing is now announcing new versions of two LSF product family tools designed to meet the workload management needs of HPC and IT administrators. According to the release: “Platform RTM 8 is a comprehensive operational dashboard that provides administrators with the information and tools needed to maximize cluster efficiency,” and “Platform Analytics 8 is an advanced analysis and visualization tool that provides the insight needed to quickly identify and troubleshoot bottlenecks and analyze usage trends within the HPC datacenter.”

Platform RTM offers monitoring across all workload aspects, including global clusters, hosts, licenses queues, users and log files. Features highlighted in the latest release include a single-view, intuitive dashboard; multi-cluster support; resource consumption monitoring; resource monitoring by user, group or team; and automated alerts and exception handling aimed at improving cluster availability. Platform Analytics 8 helps create actionable information from raw business data. Key features include an enhanced graphical interface; a configurable dashboard view; multi-level analysis; an open architecture that integrates HPC datacenter and job-related data with external data sources; and the ability to accommodate thousands of users and millions of jobs.

Several Platform customers provided feedback in support of the new releases, including Cadence Design Systems, Red Bull Racing, and Simulia. Here’s what Steve MacQuiddy, IT director engineering infrastructure at Cadence, reported: “The ability to monitor cluster availability and performance is imperative when we’re running millions of design simulations to test our latest software releases. Having the single Platform RTM dashboard allows us to simultaneously observe the entire cluster environment and it has not only made it easier for us to better balance our workloads, but it’s also helped us optimize throughput for our critical jobs during peak usage.”

NextIO GPU Computing Solution Doubles Memory Capability for SciNet System

The SciNet Consortium at the University of Toronto is relying on NextIO’s vCORE Express 2070 GPU systems to boost their computing power, enabling greater potential for scientific breakthroughs. The SciNet researchers required a powerful and flexible GPU system that would allow them to solve difficult computing challenges in the study of astrophysics, aerospace, cosmology simulations and computational combustion. The NextIO solution provides faster GPU memory, doubling the amount of memory available for simulations, helping researchers process the kinematic measurements of cosmic history, or make predictions related to combusting and multiphase flows involved in aerospace propulsion systems.

NextIO’s vCORE Express uses NVIDIA Tesla 20-Series GPUs and was designed specifically for parallel computing applications. Dr. Chris Loken, SciNet’s chief technical officer, explained in the announcement that the vCORE system was an “obvious choice,” as “these systems certainly give us better density and more memory per dollar in addition to a tremendous amount of flexibility that can be leveraged in variables for different high compute problems.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Geospatial Data Research Leverages GPUs

August 17, 2017

MapD Technologies, the GPU-accelerated database specialist, said it is working with university researchers on leveraging graphics processors to advance geospatial analytics. The San Francisco-based company is collabor Read more…

By George Leopold

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Centers (IPCCs) has resulted in a new Big Data Center (BDC) that Read more…

By Linda Barney

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last week the cloud giant released deeplearn.js as part of that in Read more…

By John Russell

HPE Extreme Performance Solutions

Leveraging Deep Learning for Fraud Detection

Advancements in computing technologies and the expanding use of e-commerce platforms have dramatically increased the risk of fraud for financial services companies and their customers. Read more…

Spoiler Alert: Glimpse Next Week’s Solar Eclipse Via Simulation from TACC, SDSC, and NASA

August 17, 2017

Can’t wait to see next week’s solar eclipse? You can at least catch glimpses of what scientists expect it will look like. A team from Predictive Science Inc. (PSI), based in San Diego, working with Stampede2 at the Read more…

By John Russell

Microsoft Bolsters Azure With Cloud HPC Deal

August 15, 2017

Microsoft has acquired cloud computing software vendor Cycle Computing in a move designed to bring orchestration tools along with high-end computing access capabilities to the cloud. Terms of the acquisition were not disclosed. Read more…

By George Leopold

HPE Ships Supercomputer to Space Station, Final Destination Mars

August 14, 2017

With a manned mission to Mars on the horizon, the demand for space-based supercomputing is at hand. Today HPE and NASA sent the first off-the-shelf HPC system i Read more…

By Tiffany Trader

AMD EPYC Video Takes Aim at Intel’s Broadwell

August 14, 2017

Let the benchmarking begin. Last week, AMD posted a YouTube video in which one of its EPYC-based systems outperformed a ‘comparable’ Intel Broadwell-based s Read more…

By John Russell

Deep Learning Thrives in Cancer Moonshot

August 8, 2017

The U.S. War on Cancer, certainly a worthy cause, is a collection of programs stretching back more than 40 years and abiding under many banners. The latest is t Read more…

By John Russell

IBM Raises the Bar for Distributed Deep Learning

August 8, 2017

IBM is announcing today an enhancement to its PowerAI software platform aimed at facilitating the practical scaling of AI models on today’s fastest GPUs. Scal Read more…

By Tiffany Trader

IBM Storage Breakthrough Paves Way for 330TB Tape Cartridges

August 3, 2017

IBM announced yesterday a new record for magnetic tape storage that it says will keep tape storage density on a Moore's law-like path far into the next decade. Read more…

By Tiffany Trader

AMD Stuffs a Petaflops of Machine Intelligence into 20-Node Rack

August 1, 2017

With its Radeon “Vega” Instinct datacenter GPUs and EPYC “Naples” server chips entering the market this summer, AMD has positioned itself for a two-head Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Leading Solution Providers

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This