NVIDIA Revs Up Tesla GPU

By Michael Feldman

May 17, 2011

GPU maker NVIDIA has ratcheted up the core count and clock speed on its Tesla GPU processor. The new M2090 module for servers delivers 665 double precision gigaflops, representing close to a 30 percent increase over the previous generation Tesla part. The memory bandwidth on the device was bumped up as well, from 150 GB/second to 178 GB/second. The new GPU boosts performance significantly across a number of HPC codes.

The big change for the new GPU is the additional CUDA cores — from 448 on the previous generation M2070, to 512 on the M2090. The Fermi (20-series) GPU design was spec’d from the beginning to hit 512 cores, but in the original version only managed to reach 448.

According to Sumit Gupta, NVIDIA’s senior product manager for the Tesla group, that was because the original Fermi layout and 40nm process technology from chip manufacturer TSMC (Taiwan Semiconductor Manufacturing Company) could only accommodate the lesser core count at the power envelope they were comfortable with, which in this case was 225 watts. With a tweaked processor design and an optimized 40nm process, NVIDIA and TSMC were able to get the full 512 cores on the new chip. In addition, there was enough thermal headroom to crank up the GPU clock from 1.15 GHz to 1.30 GHz.

Likewise, a faster clock on the memory side accounted for the jump in bandwidth there. In this case, they increased the speed from 1.56 GHz to 1.85 GHz, boosting bandwidth to and from the local GDDR5 memory by nearly 19 percent (from 150 GB/second to 178 GB/second). That’s a nice bump, especially for codes that are sensitive to the memory bottleneck.

The speedier M2090 managed to deliver between 20 to 30 percent more performance on a number key technical computing codes, compared to running the software on the previous M2070 hardware. These include 25 percent faster execution for Linpack, 20 percent for Kirchoff time migration (oil and gas), 30 percent for Wang-Landau/LSMS (material science), 20 percent for SIMULIA’s Abaqus FEA (manufacturing), and more than 22 percent for AMBER (molecular dynamics/life science).

AMBER, a widely used code to for biomolecular simulations, got an extra GPU performance boost with additional optimization on the software side. According to NVIDIA, the combo of faster hardware and software enables researcher to use just four GPUs to perform simulations that until recently required a good-sized CPU-based cluster or supercomputer.

A quad-M2090 system, encapsulated in just one or two servers, can deliver 69 nanoseconds of biomolecular simulations per day. (Last September at the GPU Technology Conference, NVIDIA reported than an IBM iDataPlex cluster with eight GPUs achieved 52 ns/day with AMBER.) While that might not seem like the swiftest execution for molecular twiddling, it represents the high water mark for AMBER simulations on any machine, supercomputer or otherwise. The result is that scientists with a only a departmental sized budget can buy their own system that runs AMBER at levels that used to only be possible at national labs.

In fact, getting four graphics devices in a single server is relatively easy nowadays. OEMs like Appro, ASUS, and HP all offer such GPU density, with HP’s ProLiant SL390 G7 (of TSUBAME fame) available with up to eight GPUs and two CPUs in a half-width 4U tray. With the latest M2090 hardware now available in the SL390 G7, organizations of relatively modest means can build a 100-teraflop system that fits into a single rack.

That steeper GPU:CPU ratio, exemplified by the HP gear, is becoming more commonplace says NVIDIA’s Gupta. “As more and more applications start taking advantage of GPUs and those applications become more optimized for the GPUs, I think the density of GPUs to CPUs is going to keep increasing,” he told HPCwire.

Also, as CPU core counts rise, there is less of a need for multiple CPUs in a server if the end use is exclusively for heavily GPU-accelerated applications. Given that one CPU core can drive a GPU device, a single six-, eight- or 12-core x86 processor may be all that is required for such codes.

All the OEMs with a GPU offering using NVIDIA’s M20xx devices are expected to move up to the new M2090. Besides HP, that includes IBM, SGI, Bull, Appro, ASUS, Supermicro, NextIO, and Tyan. The M2090 may also be the hardware going into the upcoming GPU-equipped variant of the Cray XE6 supercomputer, scheduled for launch later this year. Although I speculated last week that this machine might get NVIDIA’s next-generation Kepler GPU, the fact that NVIDIA just released its Tesla kicker probably indicates at least a six-month wait for the next product. In any case, since Kepler will land on TSMC’s 28nm process node, NVIDIA will have to wait until that fab technology is mature enough to handle complex, multi-billion transistor designs.

All of that means Kepler will most likely launch sometime in the first half of 2012. Until then the new Fermi-class M2090 will be carrying the HPC load for the GPU maker. Although theoretically, NVIDIA could tweak the Tesla GPU one more time; with the next-generation architecture just over the horizon, there is probably little motivation to do so. “We’re looking to Kepler now,” says Gupta.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Samsung and a number of other corporations to its IBM Q Net Read more…

By Tiffany Trader

TACC Researchers Test AI Traffic Monitoring Tool in Austin

December 13, 2017

Traffic jams and mishaps are often painful and sometimes dangerous facts of life. At this week’s IEEE International Conference on Big Data being held in Boston, researchers from TACC and colleagues will present a new Read more…

By HPCwire Staff

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in what has become an overwhelmingly two-socket landscape in the d Read more…

By John Russell

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of quantum. This week, Microsoft took the next step in advanci Read more…

By Tiffany Trader

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Read more…

By Tiffany Trader

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This