NVIDIA Revs Up Tesla GPU

By Michael Feldman

May 17, 2011

GPU maker NVIDIA has ratcheted up the core count and clock speed on its Tesla GPU processor. The new M2090 module for servers delivers 665 double precision gigaflops, representing close to a 30 percent increase over the previous generation Tesla part. The memory bandwidth on the device was bumped up as well, from 150 GB/second to 178 GB/second. The new GPU boosts performance significantly across a number of HPC codes.

The big change for the new GPU is the additional CUDA cores — from 448 on the previous generation M2070, to 512 on the M2090. The Fermi (20-series) GPU design was spec’d from the beginning to hit 512 cores, but in the original version only managed to reach 448.

According to Sumit Gupta, NVIDIA’s senior product manager for the Tesla group, that was because the original Fermi layout and 40nm process technology from chip manufacturer TSMC (Taiwan Semiconductor Manufacturing Company) could only accommodate the lesser core count at the power envelope they were comfortable with, which in this case was 225 watts. With a tweaked processor design and an optimized 40nm process, NVIDIA and TSMC were able to get the full 512 cores on the new chip. In addition, there was enough thermal headroom to crank up the GPU clock from 1.15 GHz to 1.30 GHz.

Likewise, a faster clock on the memory side accounted for the jump in bandwidth there. In this case, they increased the speed from 1.56 GHz to 1.85 GHz, boosting bandwidth to and from the local GDDR5 memory by nearly 19 percent (from 150 GB/second to 178 GB/second). That’s a nice bump, especially for codes that are sensitive to the memory bottleneck.

The speedier M2090 managed to deliver between 20 to 30 percent more performance on a number key technical computing codes, compared to running the software on the previous M2070 hardware. These include 25 percent faster execution for Linpack, 20 percent for Kirchoff time migration (oil and gas), 30 percent for Wang-Landau/LSMS (material science), 20 percent for SIMULIA’s Abaqus FEA (manufacturing), and more than 22 percent for AMBER (molecular dynamics/life science).

AMBER, a widely used code to for biomolecular simulations, got an extra GPU performance boost with additional optimization on the software side. According to NVIDIA, the combo of faster hardware and software enables researcher to use just four GPUs to perform simulations that until recently required a good-sized CPU-based cluster or supercomputer.

A quad-M2090 system, encapsulated in just one or two servers, can deliver 69 nanoseconds of biomolecular simulations per day. (Last September at the GPU Technology Conference, NVIDIA reported than an IBM iDataPlex cluster with eight GPUs achieved 52 ns/day with AMBER.) While that might not seem like the swiftest execution for molecular twiddling, it represents the high water mark for AMBER simulations on any machine, supercomputer or otherwise. The result is that scientists with a only a departmental sized budget can buy their own system that runs AMBER at levels that used to only be possible at national labs.

In fact, getting four graphics devices in a single server is relatively easy nowadays. OEMs like Appro, ASUS, and HP all offer such GPU density, with HP’s ProLiant SL390 G7 (of TSUBAME fame) available with up to eight GPUs and two CPUs in a half-width 4U tray. With the latest M2090 hardware now available in the SL390 G7, organizations of relatively modest means can build a 100-teraflop system that fits into a single rack.

That steeper GPU:CPU ratio, exemplified by the HP gear, is becoming more commonplace says NVIDIA’s Gupta. “As more and more applications start taking advantage of GPUs and those applications become more optimized for the GPUs, I think the density of GPUs to CPUs is going to keep increasing,” he told HPCwire.

Also, as CPU core counts rise, there is less of a need for multiple CPUs in a server if the end use is exclusively for heavily GPU-accelerated applications. Given that one CPU core can drive a GPU device, a single six-, eight- or 12-core x86 processor may be all that is required for such codes.

All the OEMs with a GPU offering using NVIDIA’s M20xx devices are expected to move up to the new M2090. Besides HP, that includes IBM, SGI, Bull, Appro, ASUS, Supermicro, NextIO, and Tyan. The M2090 may also be the hardware going into the upcoming GPU-equipped variant of the Cray XE6 supercomputer, scheduled for launch later this year. Although I speculated last week that this machine might get NVIDIA’s next-generation Kepler GPU, the fact that NVIDIA just released its Tesla kicker probably indicates at least a six-month wait for the next product. In any case, since Kepler will land on TSMC’s 28nm process node, NVIDIA will have to wait until that fab technology is mature enough to handle complex, multi-billion transistor designs.

All of that means Kepler will most likely launch sometime in the first half of 2012. Until then the new Fermi-class M2090 will be carrying the HPC load for the GPU maker. Although theoretically, NVIDIA could tweak the Tesla GPU one more time; with the next-generation architecture just over the horizon, there is probably little motivation to do so. “We’re looking to Kepler now,” says Gupta.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This