The University of Florida speeds up memory intensive gene research with Dell HPC solution

By Nicole Hemsoth

May 23, 2011

The University of Florida speeds up memory intensive gene research with Dell HPC solution

The whirlwind speed of progress in the computer industry happens at an exponential rate that can be predicted. According to Moore’s Law, the processing speed, memory capacity and even the number of pixels in digital cameras doubles every two years. But there is a branch of technology that’s evolving even faster: gene sequencing, the ordering of nucleotides that make up a strand of DNA in an organism. Gene sequencing is the basis of the whole group of life sciences that study the genetic makeup of humans and other organisms in order to extend life.

Compared with capillary-based sequencing technology of just a few years ago, today’s next-generation sequencing is able to produce a million times more data, which drives up the demands for computation and storage.

“We’ve gone from first-generation DNA sequencing instruments in the 1990s that analyzed 384 sequences at one time to instruments deriving 400 million sequences in parallel,” says Bill Farmerie, associate director of the Interdisciplinary Center for Biotechnology Research (ICBR) at the University of Florida. “And as the volume of data is growing exponentially, that cost of data production has come down by a factor of 100,000.”

Speeding up the pace of biotechnology research

The University of Florida is working to satisfy the demand for faster computers in its ICBR. There, scientists are working with Dell and Intel technology to construct the next generation of high performance computing (HPC) clusters that can keep up with the computational needs of the gene sequencing industry.

“We need to attack larger problems, larger genomes, larger samples and just get larger views of the systems we are studying,” says Aaron Gardner, cyber infrastructure director, Interdisciplinary Center for Biotechnology Research, University of Florida.

As the query sets and databases the queries are run against grew over time, the amount of memory that was available on a computer became of paramount importance. For best performance, it was necessary to cache numerous databases in memory and parallelize the algorithms being used so that they could all share memory between the nodes. The concept of symmetric multiprocessing (SMP) in the HPC cluster evolved to become virtual symmetric multiprocessing (VSMP), in which multiple physical systems appear to function as a single logical system.

Achieving very large shared memory

“We found that traditional HPC on a cluster wasn’t working because we had hard limits on how much memory was available on a single node, and often the software was ill equipped to be able to distribute these databases across all the nodes in a cluster,” says Gardner. “The VSMP system allows us to have a very large shared memory space where we can cache in memory all of the sequence databases and all of the queries that we are searching against. This makes them accessible to all the processors at the same time with minimal latency.”

To build the cluster, the ICBR populated a Dell PowerEdge M1000e modular blade enclosure with 16 Dell PowerEdge M610 blade servers with Intel Xeon processors 5560 and DDR3 memory, which provides approximately one terabyte of shared memory. A quad data rate (QDR), 40 Gb per second Mellanox M3601Q InfiniBand blade switch sourced through Dell busses all the memory and CPU calls between blades.

“We specifically waited for the Intel Xeon processors 5500 series to be developed because of the Intel QuickPath technology which enables all the cores on the individual CPUs, as well as the adjacent sockets within a system, to more quickly route data between their caches,” says Gardner. “Using DDR3 memory with Intel Xeon processors 5500 series is a good match because the processor has higher available bandwidth and memory interface. When we paired the Intel processor with DDR3 with QDR InfiniBand, we were able to minimize latency and improve throughput in the VSMP system for memory performance. The Intel Xeon processors 5500 series alone give us a raw performance improvement of 40 percent up from the previous generation of Intel processors, so we’re building our system on a much faster processor.”

ICBR chose the Dell PowerEdge M1000e blade chassis for the VSMP system for multiple reasons. “It was the only system that we considered that could get us the buffered DDR3 DIMMs that we needed within our time constraints,” says Gardner. “Of the systems we considered, it was also the only one available with QDR InfiniBand, and it facilitates the InfiniBand interconnect between the nodes using the backplane, so there are no cables involved. That increases the reliability and uptime of the VSMP system. So the Dell system was the most complete system, feature wise, for deploying the VSMP solution, as opposed to the others we considered.”

Reducing management overhead

The dual Dell Chassis Management Controllers (CMC) in the PowerEdge M1000e modular blade enclosure provide redundant, secure access paths for administrators to manage the blades from a single console as a single system image. Integrated Dell Remote Access Cards for all the blades and enclosure enable remote management, which, along with reduced complexity on the management end, helped to give Gardner’s team more time to work with researchers on how to best utilize the resources.

“Another factor that we like is the power footprint,” says Gardner. “The Dell PowerEdge blade system has only six power supplies, three of which are required to run the system, and those are higher efficiency power supplies. It helps us to save 6U-10U of rack space and also save on the limited resources we have in our server room for power and cooling versus having power supplies in each discrete system.”

The VSMP technology itself is provided by Dell Business Partner ScaleMP. With ScaleMP vSMP Foundation for SMP software, multiple physical systems appear to function as a single logical system. The innovative ScaleMP Versatile SMP (vSMP) architecture aggregates multiple x86 systems into a single virtual x86 system, delivering an industry-standard, high-end SMP computer. ScaleMP uses software to replace custom hardware and components to offer a new, revolutionary computing paradigm.

Fast setup and deployment

Once ICBR received the Dell enclosure and blades, it took Gardner and his team about three hours to get it racked and powered up and do the diagnostics. “We were taking our time,” says Gardner. “We could have done it faster.”

Deploying the VSMP software took about one day with a ScaleMP representative on site facilitating the VSMP technology. “We were able to accomplish that because the Dell hardware functioned without a hitch,” says Gardner. “And also because we had already created a standardized hardened production image that we were able to deploy on the system. We’ve purchased a lot of hardware from Dell in the past, so it was very easy for us to work within the existing relationship and arrive at the VSMP solution quickly.”

Up to 160x faster results

Prior to the VSMP solution, there were several applications that the university was running on a standard SMP cluster of x86 machines with unsatisfactory results. “We were hitting the memory limits on individual nodes, which meant that the jobs took longer and sometimes just failed,” says Gardner. “So having this larger memory system has enabled us both to get jobs done and to see them through to completion. We’ve seen some substantial performance improvements because we’re able to run all of the data in memory, without going to disk. For example, one assembly application had taken 10 days on our old cluster, and it took only an hour and a half to complete on the Dell VSMP cluster.”

In addition, the university is able to allow researchers to run these jobs in an interactive, real-time manner, rather than waiting in a queue. This enables them to experiment more, and even develop new analysis methods with the system. “This really helps to achieve a better answer in terms of the analysis we’re performing,” says Gardner. “For instance, a DeNova assembly application was swapping to disk because all of the sequences and alignments could not fit into memory. Before we had the VSMP system, we would have had to resort to discarding some sequences, or assembling several smaller assemblies together. These approaches can sometimes produce inferior or misleading results, and cause you to lose consistency and depth with the assembly statistics the software captures. By being able to successfully assembly all of a project’s data at once and get the result back quickly, we are empowered to iterate parameters and adapt our analysis methods in near real time. This is preferable to waiting a week and being forced to work with whatever we get due to the time constraints involved in rerunning those types of jobs.”

Completing the circle

In addition to the Dell VSMP solution, ICBR has been purchasing Dell PowerConnect 6248, 6224, 6220, 5224 Gigabit Ethernet switches for networking infrastructure. “We like the stacking capabilities of the Dell switches,” says Gardner. “We’ve also purchased some Dell PowerConnect 8024 10 Gigabit Ethernet switches as a front-end interconnect to replace our existing Gigabit infrastructure.

With recent 10GbE hardware we are starting to see the performance improve to an acceptable level and we can run almost any protocol over 10GbE. We can also pull a larger portion of our computing staff into supporting research computing because the networking and storage protocols and paradigms with 10GbE are familiar to them.”

As ICBR provides its researchers with the faster processing power they demand, the science of gene sequence will speed up and produce faster results for the life sciences. The immediate result will be more research projects and more grants to fund them.

“It’s all in the papers,” says Farmerie. “By publishing papers, our scientists use the data from the Dell VSMP cluster to generate the next round of proposals that will attract funding. So there’s the cycle that has to be completed each time in order to drive the process of science further down the road.”

See how The University of Florida is using their Dell HPC Solutions to Enable Scientific Research

For more information go to: DellHPCSolutions.com

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This