Storage at Exascale: Some Thoughts from Panasas CTO Garth Gibson

By Nicole Hemsoth

May 25, 2011

Exascale computing is not just about FLOPS. It will also require a new breed of external storage capable of feeding these exaflop beasts. Panasas co-founder and chief technology officer Garth Gibson has some ideas on how this can be accomplished and we asked him to expound on the topic in some detail.

HPCwire: What kind of storage performance will need to be delivered for exascale computing?

Garth Gibson: The top requirement for storage in an exascale supercomputer is the capability to store a checkpoint in approximately 15 minutes or less so as to keep the supercomputer busy with computational tasks most of the time. If you do a checkpoint in 15 minutes, your compute period can be as little as two and a half hours and you still spend only 10 percent of your time checkpointing. The size of the checkpoint data is determined by the memory sizing; something that some experts expect will be approximately 64 petabytes based on the power and capital costs involved. Based on that memory size, we estimate the storage system must be capable of writing at 70 terabytes per second to support a 15 minute checkpoint.

HPCwire: Given the slower performance slope of disk compared to compute, what types of hardware technologies and storage tiering will be required to provide such performance?

Gibson: While we have seen peak rates of throughput on the hundreds of gigabytes per second range today, we have to scale 1000x to get to the required write speed for exascale compute. The challenge with the 70 terabyte-per-second write requirement is that traditional disk drives will not get significantly faster over the coming decade so it will require almost 1000x the number of spindles to sustain this level of write capability.

After all, we can only write as fast as the sum of the individual disk drives. We can look at other technologies like flash storage — such as SSDs — with faster write capabilities. The challenge with this technology, however, is the huge cost delta between flash-based solutions compared to ones based on traditional hard drives. Given that the scratch space will likely be at least 10 times the size of main memory, we are looking at 640 petabytes of scratch storage which translates to over half a billion dollars of cost in flash based storage alone.

The solution is a hybrid approach where the data is initially copied to flash at 70 terabytes per second but the second layer gets 10 times as much time to write from flash to disk, lowering storage bandwidth requirements to 7 terabytes per second, and storage components to only about 100x today’s systems. You get the performance out of flash and the capacity out of spinning disk. In essence, the flash layer is really temporary “cheap memory,” possibly not part of the storage system at all, with little of no use of its non-volatility, and perhaps not using a disk interface like SATA.

HPCwire: What types of software technologies will have to be developed?

Gibson: If we solve the performance/capacity/cost issue with a hybrid model using flash as a temporary memory dump before data is written off to disk, it will require a significant amount of intelligent copy and tiering software to manage the data movement between main memory and the temporary flash memory and from there on to spinning disks. It is not even clear what layers of the application, runtime system, operating system or file system manage this flash memory.

Perhaps more challenging, there will have to be a significant amount of software investment in building reliability into the system. An exascale storage system is going to have two orders of magnitude more components than current systems. With a lot more components comes a significantly higher rate of component failure. This means more RAID reconstructions needing to rebuild bigger drives and more media failures during these reconstructions.

Exascale storage will need higher tolerance for failure as well as the capability for much faster reconstruction, such as is provided by Panasas’ parallel reconstruction, in addition to improved defense against media failures, such as is provided by Panasas’ vertical parity. And more importantly, end to end data integrity checking of stored data, data in transit, data in caches, data pushed through servers and data received at compute nodes, because there is just so much data flowing that detection of the inevitable flipped bit is going to be key. The storage industry is started on this type of high reliability feature development, but exascale computing will need exascale mechanisms years before the broader engineering marketplaces will require it.

HPCwire: How will metadata management need to evolve?

Gibson: At Carnegie Mellon University we have already seen with tests run at Oak Ridge National Laboratory that it doesn’t take a very big configuration before it starts to take thousands of seconds to open all the files, end-to-end. As you scale up the supercomputer size, the increased processor count puts tremendous pressure on your available metadata server concurrency and throughput. Frankly, this is one of the key pressure points we have right now – just simply creating, opening and deleting files can really eat into your available compute cycles. This is the base problem with metadata management.

Exascale is going to mean 100,000 to 250,000 nodes or more. With hundreds to thousands of cores per node and many threads per core — GPUs in the extreme — the number of concurrent threads in exascale computing can easily be estimated in the billions. With this level of concurrent activity, a highly distributed, scalable metadata architecture is a must, with dramatically superior performance over what any vendor offers today. While we at Panasas believe we are in a relatively good starting position, it will nevertheless require a very significant software investment to adequately address this challenge.

HPCwire: Do you believe there is a reasonable roadmap to achieve all this? Do you think the proper investments are being made?

Gibson: I believe that there is a well reasoned and understood roadmap to get from petascale to exascale. However it will take a lot more investment than is currently being put into getting to the roadmap goals. The challenge is the return on investment for vendors. When you consider that the work will take most of the time running up to 2018, when the first exascale systems will be needed, and that there will barely be more than 500 publicly known petascale computers at that time, based on TOP500.org’s historical 7-year lag on the scale of the 500th largest computer.

It is going to be hard to pay for systems development on that scale now, knowing that there is going to be only a few implementations to apportion the cost against this decade and that it will take most of the decade after that for the exascale installed base to grow to 500. We know that exascale features are a viable program at a time far enough down the line to spread the investment cost across many commercial customers such as those in the commercial sector doing work like oil exploration or design modeling.

However, in the mean time, funding a development project like exascale storage systems could sink a small company and it would be highly unattractive on the P&L of a publicly traded company. What made petascale storage systems such as Panasas and Lustre a reality was the investment that the government made with DARPA in the 1990’s and with the DOE Path Forward program this past decade. Similar programs are going to be required to make exascale a reality. The government needs to share in this investment if it wants production quality solutions to be available in the target exascale timeframe.

HPCwire: What do you think is the biggest hurdle for exascale storage?

Gibson: The principal challenge for this type of scale will be the software capability. Software that can manage these levels of concurrency, streaming at such high levels of bandwidth without bottlenecking on metadata throughput, and at the same time ensure high levels of reliability, availability, integrity, and ease-of-use, and in a package that is affordable to operate and maintain is going to require a high level of coordination and cannot come from stringing together a bunch of open-source modules. Simply getting the data path capable of going fast by hooking it together with bailing wire and duct tape is possible but it gives you a false confidence because the capital costs look good and there is a piece of software that runs for awhile and appears to do the right thing.

But in fact, having a piece of software that maintains high availability, doesn’t lose data, and has high integrity and a manageable cost of operation is way harder than many people give it credit for being. You can see this tension today in the Lustre open source file system which seems to require a non-trivial, dedicated staff trained to keep the system up and effective.

HPCwire: Will there be a new parallel file system for exascale?

Gibson: The probability of starting from scratch today and building a brand new production file system deployable in time for 2018 is just about zero. There is a huge investment in software technology required to get to exascale and we cannot get there without significant further investment in the parallel file systems available today. So if we want to hit the timeline for exascale, it is going to have to take investment in new ideas and existing implementations to hit the exascale target.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

SRC Spends $200M on University Research Centers

January 16, 2018

The Semiconductor Research Corporation, as part of its JUMP initiative, has awarded $200 million to fund six research centers whose areas of focus span cognitive computing, memory-centric computing, high-speed communicat Read more…

By John Russell

US Seeks to Automate Video Analysis

January 16, 2018

U.S. military and intelligence agencies continue to look for new ways to use artificial intelligence to sift through huge amounts of video imagery in hopes of freeing analysts to identify threats and otherwise put their Read more…

By George Leopold

URISC@SC17 and the #LongestLastMile

January 11, 2018

A multinational delegation recently attended the Understanding Risk in Shared CyberEcosystems workshop, or URISC@SC17, in Denver, Colorado. URISC participants and presenters from 11 countries, including eight African nations, 12 U.S. states, Canada, India and Nepal, also attended SC17, the annual international conference for high performance computing, networking, storage and analysis that drew nearly 13,000 attendees. Read more…

By Elizabeth Leake, STEM-Trek Nonprofit

HPE Extreme Performance Solutions

HPE and NREL Take Steps to Create a Sustainable, Energy-Efficient Data Center with an H2 Fuel Cell

As enterprises attempt to manage rising volumes of data, unplanned data center outages are becoming more common and more expensive. As the cost of downtime rises, enterprises lose out on productivity and valuable competitive advantage without access to their critical data. Read more…

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

SRC Spends $200M on University Research Centers

January 16, 2018

The Semiconductor Research Corporation, as part of its JUMP initiative, has awarded $200 million to fund six research centers whose areas of focus span cognitiv Read more…

By John Russell

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

ANL’s Rick Stevens on CANDLE, ARM, Quantum, and More

January 8, 2018

Late last year HPCwire caught up with Rick Stevens, associate laboratory director for computing, environment and life Sciences at Argonne National Laboratory, f Read more…

By John Russell

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

The @hpcnotes Predictions for HPC in 2018

January 4, 2018

I’m not averse to making predictions about the world of High Performance Computing (and Supercomputing, Cloud, etc.) in person at conferences, meetings, causa Read more…

By Andrew Jones

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Leading Solution Providers

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Nvidia, Partners Announce Several V100 Servers

September 27, 2017

Here come the Volta 100-based servers. Nvidia today announced an impressive line-up of servers from major partners – Dell EMC, Hewlett Packard Enterprise, IBM Read more…

By John Russell

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This