The Weekly Top Five

By Tiffany Trader

May 26, 2011

The Weekly Top Five features the five biggest HPC stories of the week, condensed for your reading pleasure. This week, we cover the NC State effort to overcome the memory limitations of multicore chips; the sale of the first-ever commercial quantum computing system; Cray’s first GPU-accelerated machine; speedier machine learning algorithms; and the connection between shrinking budgets and increased reliance on modeling and simulation.

Research Technique Addresses Multicore Memory Limitations

A new technique developed by researchers at North Carolina State University promises to boost multicore chip performance from between 10 to 40 percent. The new approach is two-pronged, using a combination of bandwidth allocation and “prefetching” strategies.

One of the limitations to multicore performance is the memory problem. Each core needs to access off-chip data, but there is only so much bandwidth available. With the proliferation of multicore designs, the data pathway is all the more congested. The NC State researchers developed a system of bandwidth allocation based on the fact that some cores require more access to offchip data than others. Implementing an on-chip memory store (cache-based) allows the chip to prefetch data. When prefetching is used in an intelligent as-needed basis, performance is further enhanced.

With boths sets of criteria working in tandem, “researchers were able to boost multicore chip performance by 40 percent, compared to multicore chips that do not prefetch data, and by 10 percent over multicore chips that always prefetch data,” the release explained.

First-Ever Commercial Quantum Computing System Sold

Vancouver-based research outfit D-Wave Systems, Inc. began generating buzz in 2007 when the company announced it had built the first commercially-viable quantum computer. The claim was difficult to verify and received a fair amount of skepticism.

Now four years later, D-Wave has announced the first sale of a quantum computing system, known as D-Wave One, to Lockheed Martin Corporation. As part of a multi-year contract, “Lockheed Martin and D-Wave will collaborate to realize the benefits of a computing platform based upon a quantum annealing processor, as applied to some of Lockheed Martin’s most challenging computation problems.” D-Wave will also be providing Lockheed with maintenance and related services.

The D-Wave One relies on a technique called quantum annealing, which provides the computational framework for a quantum processor. It was also the subject of an article published in the May 12 edition of Nature. The computer’s 128-qubit processor, known as Rainier, relies on quantum mechanics to tackle the most complex computational problems. While Lockheed Martin’s exact interest in the system was not specified, suitable applications include financial risk analysis, object recognition and classification, bioinformatics, cryptology and more.

A Physics World article cited expert collaboration regarding the system’s authenticity. MIT’s William Oliver, although not part of the research team, went on record as saying: “This is the first time that the D-Wave system has been shown to exhibit quantum mechanical behaviour.” Oliver characterized the development as “a technical achievement and an important first step.”

Further coverage of this historic event, including an interview with D-Wave co-founder and CTO Geordie Rose, is available here.

Cray Debuts GPU-CPU Supercomputer

The newest Cray supercomputing system, called the Cray XK6, relies on processor technology from AMD and NVIDIA to achieve a true hybrid design that offers up to 50 petaflops of compute power. Launched at the 2011 Cray User Group (CUG) meeting in Fairbanks, Alaska, the supercomputer employs a combination of AMD Opteron 6200 Series processors (code-named “Interlagos”) and NVIDIA Tesla 20-Series GPUs, and provides users with the option to run applications with either scalar or accelerator components.

The XK6 is the first Cray system to implement the accelerative power of GPU computing, and Barry Bolding, vice president of Cray’s product division, highlights this fact:

“Cray has a long history of working with accelerators in our vector technologies. We are leveraging this expertise to create a scalable hybrid supercomputer — and the associated first-generation of a unified x86/GPU programming environment — that will allow the system to more productively meet the scientific challenges of today and tomorrow.”

Cray already has its first customer; the Swiss National Supercomputing Centre (CSCS) in Manno, Switzerland, is upgrading its Cray XE6m system, nicknamed “Piz Palu,” to a multi-cabinet Cray XK6 supercomputer.

The Cray XK6, which is scheduled for release in the second half of 2011, will be available in both single and multi-cabinet configurations and scales from tens of compute nodes to tens of thousands of compute nodes. Upgrade paths will be possible for the Cray XT4, Cray XT5, Cray XT6 and Cray XE6 systems.

For additional insight into this Cray first, check out our feature coverage.

PSC, HP Labs Speed Machine Learning Algorithm with GPUs

Researchers from the Pittsburgh Supercomputing Center (PSC) and HP Labs have figured out how to speed the process of key machine-learning algorithms using the power of GPU computing. Specifically, the team has achieved nearly 10 time speed-ups with GPUs versus CPU-only code, and more than 1,000 times versus an implementation in an unspecified high-level language. Machine learning is a branch of artificial intelligence that “enables computers to process and learn from vast amounts of empirical data through algorithms that can recognize complex patterns and make intelligent decisions based on them.”

The application the research team is working with is called k-means clustering, popular in data analysis and “one of the most frequently used clustering methods in machine learning,” according to William Cohen, professor of machine learning at Carnegie Mellon University.

Ren Wu, principal investigator of the CUDA Research Center at HP Labs, developed the GPU-accelerated cluster algorithms. Wu then teamed up with PSC scientific specialist Joel Welling to test the algorithms on a real-world problem, which used data from Google’s “Books N-gram” dataset. This type of N-gram problem is common in natural-language processing. The researchers clustered the entire dataset, with more than 15 million data points and 1,000 dimensions, in less than nine seconds. This kind of breakthrough will allow future research to explore the use of more complex algorithms in tandem with k-means clustering.

Lean Budget Increases Government Reliance on Modeling and Simulation

The Institute for Defense & Government Advancement (IDGA) put out a brief statement last week, suggesting a link between declining budgets and a growing demand modeling & simulation (M&S) tools.

Last week, the Army and Department of Defense (DoD) awarded a $2.5 billion contract to Science Applications International Corporation (SAIC) for a combination of planning, modeling, simulation and training solutions. According to the IDGA, “this contract signifies the growing need for simulation training to prepare troops for combat. Despite budget constraints, Modeling and Simulation (M&S) is expanding as technological improvements develop. M&S is the more viable and cost-effective option for tomorrow’s armed forces.”

The IDGA also announced that its 2nd Annual Modeling and Simulation Summit will explore the latest technological advancements and look at the lessons to be learned from recent efforts. This event will have a focus on military strategies for M&S, such as Irregular Warfare and Counter-IED training.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

World Record: Quantum Computer with 46 Qubits Simulated

December 18, 2017

Researchers from Jülich Supercomputing Centre, Wuhan University, and the University of Groningen, reported last week they successfully simulated a quantum computer with 46 quantum bits (qubits) for the first time. The r Read more…

Researchers Advance User-Level Container Solution for HPC

December 18, 2017

Most scientific computing facilities, such us HPC or grid infrastructures, are shared among different research disciplines, and thus the system software environment needs to be generic enough to accommodate different use Read more…

By Isabel Campos & Jorge Gomes

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Samsung and a number of other corporations to its IBM Q Net Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

TACC Researchers Test AI Traffic Monitoring Tool in Austin

December 13, 2017

Traffic jams and mishaps are often painful and sometimes dangerous facts of life. At this week’s IEEE International Conference on Big Data being held in Boston, researchers from TACC and colleagues will present a new Read more…

By HPCwire Staff

Researchers Advance User-Level Container Solution for HPC

December 18, 2017

Most scientific computing facilities, such us HPC or grid infrastructures, are shared among different research disciplines, and thus the system software environ Read more…

By Isabel Campos & Jorge Gomes

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Read more…

By Tiffany Trader

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as several tech giants jockey to establish a pole position in the race toward commercializ Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This