Appro Comes Up Multi-Million Dollar Winner in HPC Procurement for NNSA

By Michael Feldman

June 8, 2011

For the second time in five years, Appro has been tapped to provide the National Nuclear Security Administration (NNSA) with HPC capacity clusters for the agency’s Advanced Simulation and Computing (ASC) and stockpile stewardship programs. The Tri-Lab Linux Capacity Cluster 2 (TLCC2) award is a two-year contract that will have the cluster-maker delivering HPC systems across three of the Department of Energy’s national labs. The deal is worth tens of millions of dollars to Appro and represents the biggest contract in the company’s 20-year history.

Over the past several years, Appro has been on a hot streak with the NNSA labs. The Peloton contract with Lawrence Livermore Lab back in 2006 was the company’s first big win in the NNSA arena. That was back in the day when 50 to 100 teraflops of capacity was considered monster-sized HPC. Peloton was a prelude to the initial Tri-Lab Linux Capacity Cluster (TLCC) award for Appro in 2007, which was the first time the NNSA decided to use a single cluster architecture, software stack, and system vendor for all three NNSA weapons labs — Lawrence Livermore (LLNL), Los Alamos (LANL) and Sandia (SNL) National Laboratories. That contract had Appro delivering 426 teraflops of capacity spread across nine clusters, and sending $26.1 million into the company’s revenue stream over a two-year period.

The sequel to the 2007 contract, the TLCC2 award announced today, will deliver something north of 3 petaflops of aggregate capacity to the three DOE labs. But if the contract exercises all its options, the amount will double to around 6 petaflops — that according to Appro VP John Lee, who heads up the company’s Operations & Advanced Technology Solutions Group. The total spend for the TLCC2 work will hinge on ASC funding in fiscal year 2012, but will end up being a good deal larger than the $26.1 million garnered for 2007 contract, says Lee.* “This is the largest single contract in Appro has ever been awarded,” he told HPCwire.

The mission of the new clusters is the same as in the original TLCC contract: to provide a capacity HPC infrastructure for computer simulations in support of the nation’s aging nuclear deterrent. The capacity systems are meant to be the workhorses that support the more rarified software running on the labs’ capability supercomputers. Here we’re referring to machines like Sequoia, the 20-petaflop Blue Gene/Q system to be deployed at Lawrence Livermore in 2012. Sequoia and machines of that ilk are designed to run the big scaled-out codes for the nuclear weapons models and uncertainty quantification simulations, both of which require highly tuned supercomputing technology. Meanwhile, the capacity clusters will be employed for algorithm development as well as to provide a general-purpose compute pool for basic science codes.

HPC capacity for this procurement is specified in scalable units, a concept the labs came up with in 2007 to define a unit of compute infrastructure than can be added in a modular fashion. One scalable unit delivers 50 peak teraflops of hardware (a scalable unit in the original Appro contract was just 20 teraflops), where a cluster may be anywhere from one to 18 units. The idea behind this approach is to simplify procurement, deployment and management of the systems across the three labs.

The Peloton and original Tri-Lab contract had Appro delivering AMD Opteron-based servers glued together with Mellanox DDR InfiniBand. This time around though, the labs will be getting Intel Xeon-based servers and QLogic QDR. Specifically, all the clusters will be based on a new version of Appro’s GreenBlade system using the upcoming eight-core Sandy Bridge-EP Xeon CPUs, with two processors and 32 GB of memory per node.

The company is also putting these same GreenBlade servers in the upcoming Gordon supercomputer at the San Diego Supercomputer Center (SDSC), says Appro’s Lee. According to him, Gordon and the new Tri-Lab clusters will be the first two Sandy Bridge-equipped HPC server deployments in the world.

As an aside, Appro will also be offering a cluster products with the upcoming AMD “Interlagos” (Opteron 6200 series) CPUs. Those system will be especially suited to applications that can spread easily across lots of cores and memory in SMP fashion — up to 16 per cores/processor and, theoretically at least, up to four processors per node, along with the associated memory.

But for HPC applications that are sensitive to memory performance, as in the Tri-Lab workloads, the customers will tend to favor the new Xeons, says Lee. Both Interlagos and Sandy Bridge EP offer four memory channels, however in the case of the Opteron, a 16-core Interlagos processor is packaged as two 8-core dies stuffed into the same socket. So each chip has direct access to only two channels. If cores from one chip wants to access memory attached to its companion chip, it has to go through the HyperTransport bus. With the monolithic Sandy Bridge die, all four memory channels are directly accessible to all the cores in the socket.

The new Tri-Lab clusters will be outfitted with QLogic QDR InfiniBand hardware, ditching the Mellanox parts in the TLCC and Peloton systems. In this case, the labs are favoring QLogic gear based on impressive scalability and performance results on some of their existing QLogic-equipped systems, in particular, the 23-thousand-core Sierra cluster at Lawrence Livermore.

If the contract timeframe had been a little later, the labs might have been tempted to go with Mellanox and their new FDR (Fourteen Data Rate) InfiniBand solutions, but the adapters, switches and related software will just be hitting the streets in the third quarter of this year. Since the initial TLCC2 systems are scheduled to be installed at all three labs before the end of September 2011, that would have made FDR InfiniBand an iffy proposition. However, the new GreenBlades will support PCIe 3.0, so the systems could conceivably be upgraded to FDR and eventually EDR adapters down the road.

Sandy Bridge-EP availability also adds some risk to the deployment schedule. Supposedly the new Xeons should be rolling out of the fabs in Q3 this year. But if they’re not in full production, Appro and the labs are hoping that they’ll be able to get enough of the CPUs to begin deliveries. Multiple systems are slated to be deployed at each site, with the largest machine, a 900 teraflop cluster, initially going to Lawrence Livermore

They’ll be some GPUs in the mix as well. All three labs have expressed an interest in accelerators for some of these clusters. Initially though, only Los Alamos will be installing such a system, in this case, a 324-node cluster, equipped with 648 of the latest NVIDIA Tesla M2090 GPUs. That’s just for starters; Los Alamos is also hoping to purchase a GPU-cluster about twice that size. The three labs are also interested in Intel’s forthcoming “Knights Corner” accelerators, but they are not in the deliverables on any planned systems at this point, says Lee.

*The NNSA has subsequently announced that the initial contract award will be for $39 million, with up to $89 million possible if all options are exercised.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

Xilinx Says Its New FPGA is World’s Largest

August 21, 2019

In this age of exploding “technology disaggregation” – in which the Big Bang emanating from the Intel x86 CPU has produced significant advances in CPU chips and a raft of alternative, accelerated architectures... Read more…

By Doug Black

Supercomputers Generate Universes to Illuminate Galactic Formation

August 20, 2019

With advanced imaging and satellite technologies, it’s easier than ever to see a galaxy – but understanding how they form (a process that can take billions of years) is a different story. Now, a team of researchers f Read more…

By Oliver Peckham

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Keys to Attracting the Newest HPC Talent – Post-Millennials

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

For engineers and scientists growing up in the 80s, the current state of HPC makes perfect sense. Read more…

Singularity Moves Up the Container Value Chain

August 20, 2019

The enterprise version of the Singularity HPC container platform released this week by Sylabs is designed to allow users to create, secure and share the high-end containers in self-hosted production deployments. The e Read more…

By George Leopold

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

IBM Deepens Plunge into Open Source; OpenPOWER to Join Linux Foundation

August 20, 2019

IBM today announced it was contributing the instruction set (ISA) for its Power microprocessor and the designs for the Open Coherent Accelerator Processor Inter Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This