Appro Comes Up Multi-Million Dollar Winner in HPC Procurement for NNSA

By Michael Feldman

June 8, 2011

For the second time in five years, Appro has been tapped to provide the National Nuclear Security Administration (NNSA) with HPC capacity clusters for the agency’s Advanced Simulation and Computing (ASC) and stockpile stewardship programs. The Tri-Lab Linux Capacity Cluster 2 (TLCC2) award is a two-year contract that will have the cluster-maker delivering HPC systems across three of the Department of Energy’s national labs. The deal is worth tens of millions of dollars to Appro and represents the biggest contract in the company’s 20-year history.

Over the past several years, Appro has been on a hot streak with the NNSA labs. The Peloton contract with Lawrence Livermore Lab back in 2006 was the company’s first big win in the NNSA arena. That was back in the day when 50 to 100 teraflops of capacity was considered monster-sized HPC. Peloton was a prelude to the initial Tri-Lab Linux Capacity Cluster (TLCC) award for Appro in 2007, which was the first time the NNSA decided to use a single cluster architecture, software stack, and system vendor for all three NNSA weapons labs — Lawrence Livermore (LLNL), Los Alamos (LANL) and Sandia (SNL) National Laboratories. That contract had Appro delivering 426 teraflops of capacity spread across nine clusters, and sending $26.1 million into the company’s revenue stream over a two-year period.

The sequel to the 2007 contract, the TLCC2 award announced today, will deliver something north of 3 petaflops of aggregate capacity to the three DOE labs. But if the contract exercises all its options, the amount will double to around 6 petaflops — that according to Appro VP John Lee, who heads up the company’s Operations & Advanced Technology Solutions Group. The total spend for the TLCC2 work will hinge on ASC funding in fiscal year 2012, but will end up being a good deal larger than the $26.1 million garnered for 2007 contract, says Lee.* “This is the largest single contract in Appro has ever been awarded,” he told HPCwire.

The mission of the new clusters is the same as in the original TLCC contract: to provide a capacity HPC infrastructure for computer simulations in support of the nation’s aging nuclear deterrent. The capacity systems are meant to be the workhorses that support the more rarified software running on the labs’ capability supercomputers. Here we’re referring to machines like Sequoia, the 20-petaflop Blue Gene/Q system to be deployed at Lawrence Livermore in 2012. Sequoia and machines of that ilk are designed to run the big scaled-out codes for the nuclear weapons models and uncertainty quantification simulations, both of which require highly tuned supercomputing technology. Meanwhile, the capacity clusters will be employed for algorithm development as well as to provide a general-purpose compute pool for basic science codes.

HPC capacity for this procurement is specified in scalable units, a concept the labs came up with in 2007 to define a unit of compute infrastructure than can be added in a modular fashion. One scalable unit delivers 50 peak teraflops of hardware (a scalable unit in the original Appro contract was just 20 teraflops), where a cluster may be anywhere from one to 18 units. The idea behind this approach is to simplify procurement, deployment and management of the systems across the three labs.

The Peloton and original Tri-Lab contract had Appro delivering AMD Opteron-based servers glued together with Mellanox DDR InfiniBand. This time around though, the labs will be getting Intel Xeon-based servers and QLogic QDR. Specifically, all the clusters will be based on a new version of Appro’s GreenBlade system using the upcoming eight-core Sandy Bridge-EP Xeon CPUs, with two processors and 32 GB of memory per node.

The company is also putting these same GreenBlade servers in the upcoming Gordon supercomputer at the San Diego Supercomputer Center (SDSC), says Appro’s Lee. According to him, Gordon and the new Tri-Lab clusters will be the first two Sandy Bridge-equipped HPC server deployments in the world.

As an aside, Appro will also be offering a cluster products with the upcoming AMD “Interlagos” (Opteron 6200 series) CPUs. Those system will be especially suited to applications that can spread easily across lots of cores and memory in SMP fashion — up to 16 per cores/processor and, theoretically at least, up to four processors per node, along with the associated memory.

But for HPC applications that are sensitive to memory performance, as in the Tri-Lab workloads, the customers will tend to favor the new Xeons, says Lee. Both Interlagos and Sandy Bridge EP offer four memory channels, however in the case of the Opteron, a 16-core Interlagos processor is packaged as two 8-core dies stuffed into the same socket. So each chip has direct access to only two channels. If cores from one chip wants to access memory attached to its companion chip, it has to go through the HyperTransport bus. With the monolithic Sandy Bridge die, all four memory channels are directly accessible to all the cores in the socket.

The new Tri-Lab clusters will be outfitted with QLogic QDR InfiniBand hardware, ditching the Mellanox parts in the TLCC and Peloton systems. In this case, the labs are favoring QLogic gear based on impressive scalability and performance results on some of their existing QLogic-equipped systems, in particular, the 23-thousand-core Sierra cluster at Lawrence Livermore.

If the contract timeframe had been a little later, the labs might have been tempted to go with Mellanox and their new FDR (Fourteen Data Rate) InfiniBand solutions, but the adapters, switches and related software will just be hitting the streets in the third quarter of this year. Since the initial TLCC2 systems are scheduled to be installed at all three labs before the end of September 2011, that would have made FDR InfiniBand an iffy proposition. However, the new GreenBlades will support PCIe 3.0, so the systems could conceivably be upgraded to FDR and eventually EDR adapters down the road.

Sandy Bridge-EP availability also adds some risk to the deployment schedule. Supposedly the new Xeons should be rolling out of the fabs in Q3 this year. But if they’re not in full production, Appro and the labs are hoping that they’ll be able to get enough of the CPUs to begin deliveries. Multiple systems are slated to be deployed at each site, with the largest machine, a 900 teraflop cluster, initially going to Lawrence Livermore

They’ll be some GPUs in the mix as well. All three labs have expressed an interest in accelerators for some of these clusters. Initially though, only Los Alamos will be installing such a system, in this case, a 324-node cluster, equipped with 648 of the latest NVIDIA Tesla M2090 GPUs. That’s just for starters; Los Alamos is also hoping to purchase a GPU-cluster about twice that size. The three labs are also interested in Intel’s forthcoming “Knights Corner” accelerators, but they are not in the deliverables on any planned systems at this point, says Lee.

*The NNSA has subsequently announced that the initial contract award will be for $39 million, with up to $89 million possible if all options are exercised.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This