Thoughts on Memory Trends from Micron’s Dean Klein

By Michael Feldman

June 23, 2011

With all the focus on more powerful microprocessors, sometimes it’s easy to forget that speedier chips do no good if memory or storage is your bottleneck. Since processors are increasing their performance at a much faster rate then bandwidth, there has been a renewed focus on technologies to help to close that gap between processors and memory as well as between memory and storage. Advanced DRAM, NAND flash, and other more exotic memories are being developed with just that challenge mind.

In the final keynote of the week at the International Supercomputing Conference, Dean Klein addressed this topic in some depth under the session titled: Trends in Memory Systems: Showstopper or Performance Potential for HPC. Klein is the VP of Memory Systems Development at Micron Technology and has been immersed in this area since joining the company in 1999. Prior to the conference, HPCwire asked Klein to preview the topic and give us his take on where he thinks memory technology is heading, especially for high performance computing systems.

HPCwire: What are the big drivers today for memory technology?

Dean Klein: Process, economics and architecture. Process technology has always been a driver, and it remains so today. Memory processes have always led the advanced lithography charge for the semiconductor industry, as well. Economics have been a significant driver, as well. The economics of shrinking have allowed us to pack over 64 gigabits of NAND on a single die today using 20nm processes.

For DRAM, the economics of government subsidies and expensive process R&D have created an industry of booms and busts. This cyclical market has shown recent signs of stabilization which will allow the industry to tackle the challenge of architecture. Memory has always been on a path of incremental evolution, with minor architectural improvements, which unfortunately have not kept pace with processors. Today, architecture is driving memory towards dramatically higher performance with aggressive power savings.

HPCwire: What sort of memory technologies do you think will become more important in the coming years, especially in regard to high performance computing and servers in general?

Klein: My biases here probably show in the previous answer! Memory technologies that allow greater performance, reliability and power savings are clearly going to play big roles in HPC this decade. We have shown our Hybrid Memory Cube (HMC) concept, which is clearly an example of the type of DRAM technology that can revolutionize HPC.

But we can’t forget the other side of memory, either — the non-volatile side. Non-volatile memory (NVM) will play a major role in HPC and servers. The impact in servers is already being felt in systems employing SSD’s as part of the storage hierarchy. But we’re only touching the tip of the iceberg so far!

HPCwire: What role will 3D memory technologies play?

Klein: Shrinking in the X and Y dimensions will grow to be a greater challenge throughout this decade. There are multiple places where 3D memory technologies will play big roles. At the process level, 3D is already huge, with the DRAM cells themselves being highly engineered 3D structures. Transistors and capacitors both are highly 3D. At the die level, stacking of DRAM die is already occurring to meet density requirements. With DDR4 this will become even more common. Of course, the Hybrid Memory Cube takes die stacking to a whole new level, utilizing thru-silicon vias to build a much more efficient stack.

HPCwire: How will these new technologies affect processor and server architectures?

Klein: This is an area where a lot of innovation is set to occur and I can only dream of the impact of these technologies. Certainly, there is a probability of an expansion of the memory hierarchy as extreme bandwidth, coupled with dramatic power savings, from technologies like HMC and NVM are adopted into HPC. But this is only the start. There are a lot of factors influencing HPC architecture today that will also play a role. Other processor architectures, such as Power, ARM and GPUs can integrate new memory technologies in some pretty exciting ways.

HPCwire: What’s the next step for SSDs?

Klein: The next major step for SSD’s is to leave the legacy storage connections behind. PCIe is the next obvious connection as is highlighted by products from Fusion-IO, Micron, and others. Of course, NAND is today’s current choice for SSD’s but Micron has demonstrated phase change memory (PCM) in the PCIe environment as well.

HPCwire: How would you rate the potential of the more exotic solid state technologies like phase change memory, spin-torque transfer memories (STTM) or others, compared to conventional NAND?

Klein: NAND is real, and it is very inexpensive. Some companies have shown that NAND can continue to scale if the cells are constructed in a 3D manner. As long as NAND continues to scale, the economics will continue to be in its favor. However, memory technologies like PCM or STTM have other advantages, including an ability to read and write single words. This alone gives them an architectural advantage over NAND in non-storage applications.

HPCwire: What will be the role of HDDs when SSDs become a ubiquitous element in all computing systems?

Klein: HDDs are NOT going away! Globally we are creating data at a tremendous rate and we will still need rotating media to store much of it. But this rotating media will be focused more on density and less on performance.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This