What I Learned at the International Supercomputing Conference

By Michael Feldman

June 23, 2011

Flying halfway around the world to just gather news seems like a waste of time in the information age. But when it comes to supercomputing shows like ISC, being there in person cannot be duplicated by the remote experience, despite live streaming sessions, video blogs, and ISC twitter feeds.

Part of that has to do with the fact that information just seems to flow more freely under the chaotic conditions of a busy show floor. The other aspect is that exhibitors assume they’re talking to potential prospects, so the vendors tend to be a little looser lipped than I’m used to as a journalist.

For example, although Intel wasn’t willing to share with me over email last week that their first Many Integrated Core (MIC) product, aka Knights Corner, would support ECC memory, one person in the Intel booth at ISC did indeed confirm that MIC would be released with such support. (The Knights Ferry prototype is using a vanilla, i.e., non-ECC, graphics memory controller.) Like I mentioned in my original reporting of this week’s MIC news, it would be inconceivable not to have ECC support in this HPC product, so no big surprise here.

I also found out that the peak performance on the Knights Ferry prototype is 1.2 single precision (SP) teraflops. Given that the next year’s Knights Corner product will be on 22nm technology and will have about twice as many cores, I expect it will at least double that SP floating point teraflops, with maybe half the number for double precision (DP).

The GPU contingent from AMD won’t be intimidated from such floppery though. They told me that the next version of the FireStream HPC product will have twice the performance of the current model. The 9350 and 9370 products being shipped today deliver 528 DP gigaflops and 2.64 SP teraflops. The new FireStreams will be announced this fall — around SC11, I’m guessing — and will start shipping sometime in early 2012.

Meanwhile NVIDIA says it will deliver its next generation Kepler GPU architecture in 2012, At an ISC presentation by Nvidian Sumit Gupta, he estimated the new GPU will deliver about 5 DP gigaflops per watt, or maybe even better than that. “Kepler is going to be an amazing performance per watt GPU,” he promised.

If NVIDIA maintains the same thermal envelope as the current Fermi-class devices (225-250 watts), then the Kepler GPUs will be well north of a double precision teraflop. In fact all three 2012 HPC accelerators look to top one DP teraflop, but it is unlikely that any will reach 2 teraflops. With that kind of performance parity, the competitive differentiators may be energy efficiency and ease of programming.

In the latter case, Intel may have the edge. I heard a number of comments here in Hamburg that MIC is more straightforward to program than a GPU, at least to get an initial, non-optimized port — not just because it’s based on the x86 architecture, but because it lends itself more easily to standard multicore-style programming frameworks, like OpenMP. That indeed will warm the hearts of many application developers, inasmuch as a lots of code is already parallelized with OpenMP.

On the other hand, CUDA remains the more mature software environment for manycore acceleration at this point, and AMD said that the upcoming FireStream offerings will also include more advanced tools, libraries, and drivers. In any case, software development for accelerator programming is bound to get easier over the next year, but the devil will be in the details.

On the energy efficiency front, it looks like all three HPC accelerator offerings will need at least need 200 watts to hit a teraflop. It remains to be seen if Intel, NVIDIA, or AMD will have any appreciable edge.

On the broader topic of energy efficiency, there was lots of chatter at the conference about exascale power budgets. The current goal of US federal agencies is to have an exaflop fit into 20MW. That means to run such a system will cost about $20 million per year in the US and 20 million euros in Europe. Unfortunately, a number of people in the know at ISC thought that was quite an optimistic figure for the first exaflop systems. Estimates for these early machines ranged from as much 40MW (Cray CTO Steve Scott) to 200 MW (LSU prof Thomas Sterling).

The power problem is not a showstopper though. There are 100MW datacenters today and if the political will is there to fund power-sucking monsters at this scale, it could be done. Eventually exaflop systems will use 20MW, and less, but perhaps not the first crop of machines.

On a related note, Japan’s March 11 earthquake/tsunami disaster is already forcing that nation’s HPC community to deal with reduced power availability. Not that they weren’t already focused on energy efficiency. Japanese supercomputing has always had to adhere to strict power budgets since the nation lacks significant indigenous energy resources. But the situation is especially acute right now.

In a presentation at ISC, the University of Tsukuba’s Taisuke Boku told the audience that in the wake of the disaster, four one-gigawatt power plants are now offline. According to him, Tokyo residents, businesses, and other organizations (including HPC centers) will be required to cut their power usage by 15 percent this summer because of the downed plants.

Boku said this summer the university’s PACS-CS supercomputer will be shut down during the day, from 9:00 am to 9:00 pm, to deal with the power restriction shortage. And this is expected to continue for a number of years while Japan rebuilds its power plant infrastructure. The irony here is that PACS-CS uses low voltage Xeons, so is already is built for energy-efficient operation.

An even bigger irony is that the Japanese K Computer, which captured the number one spot on the TOP500 list is using about 10MW. The fact that an 8-petaflop machine uses half the 20MW that people are aiming for in an exaflop machine should be sobering enough. The bigger problem though is that power consumption for the top systems is increasing faster than gains in energy efficiency. As we say in the HPC biz, that doesn’t scale.

I actually have more to report from my Hamburg excursion, including some interesting developments to create net zero carbon HPC datacenters. But that will have to wait for another time.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National L Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blue Ribbon and Harley Davidson motorcycles the agenda addresse Read more…

By Merle Giles

NSF Awards $10M to Extend Chameleon Cloud Testbed Project

September 19, 2017

The National Science Foundation has awarded a second phase, $10 million grant to the Chameleon cloud computing testbed project led by University of Chicago with partners at the Texas Advanced Computing Center (TACC), Ren Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

NERSC Simulations Shed Light on Fusion Reaction Turbulence

September 19, 2017

Understanding fusion reactions in detail – particularly plasma turbulence – is critical to the effort to bring fusion power to reality. Recent work including roughly 70 million hours of compute time at the National E Read more…

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is s Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakt Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

Cubes, Culture, and a New Challenge: Trish Damkroger Talks about Life at Intel—and Why HPC Matters More Than Ever

September 13, 2017

Trish Damkroger wasn’t looking to change jobs when she attended SC15 in Austin, Texas. Capping a 15-year career within Department of Energy (DOE) laboratories, she was acting Associate Director for Computation at Lawrence Livermore National Laboratory (LLNL). Her mission was to equip the lab’s scientists and research partners with resources that would advance their cutting-edge work... Read more…

By Jan Rowell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

MIT-IBM Watson AI Lab Targets Algorithms, AI Physics

September 7, 2017

Investment continues to flow into artificial intelligence research, especially in key areas such as AI algorithms that promise to move the technology from speci Read more…

By George Leopold

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Leading Solution Providers

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

  • arrow
  • Click Here for More Headlines
  • arrow
Share This