GPU Computing Wades Into the Mainstream

By Michael Feldman

July 14, 2011

The idea that the most successful technologies become invisible doesn’t yet apply to GPU computing, but it’s getting there. This week there were a handful of major HPC system announcements based on GPU-equipped platforms, but you wouldn’t have known that from the headlines. No longer the interloper in high performance computing, GPUs are beginning to fade into the background, just like every other mainstream HPC technology.

On Monday, Bright Computing announced that Drexel University has installed a large cluster to be used for its astrophysics and molecular dynamics research. In this case large means 176 peak teraflops — not bad for a university with less than 25 thousand students. Actually the system’s peak performance is even larger than that. The 176 teraflops are attributed to 68K NVIDIA GPU cores in the machine. That works out to about 133 of the latest 512-core Tesla GPUs at 1.33 double-precision teraflops per processor. The CPUs in the system were even more invisible though; they weren’t even mentioned.

Bright Computing’s notable contribution here is its support for GPUs — CUDA 4.0 specifically — in its cluster management offering. Today, though, all cluster and workload managers support GPU computing to one extent or another. They have to, given the increasing level of penetration of GPUs in HPC clusters. The idea is to help automate the management of the GPU resources in the cluster so that the system admins don’t have to treat these CPU-GPU machines like exotic animals.

On Wednesday, SGI announced Swinburne University of Technology in Australia is buying a Rackable C3108 /Altix UV combo system that will deliver 130 teraflops. Like the Drexel super, the Swinburne machine will be used for astrophysics computations. And, if you weren’t paying close attention, you might not have noticed that the system will incorporate NVIDIA GPUs, in this case, a combination of Tesla C2070 and M2090 GPUs. Although no specifics were offered about the number of Tesla parts employed, it’s a good bet that most of the FLOPS are from the GPU side.

Meanwhile the gang at T-Platforms was talking up the Graph 500 performance of their Lomonosov super, installed at Moscow State University. Although Lomonosov was ranked third on the list, it set a new performance record, hitting 43.5 GE/s (billion edges processed per second). The metric is an attempt to measure the ability of computers to perform data-intensive operations, rather than the TOP500 Linpack benchmark, which measures a computer’s floating-point computational prowess.

Lomonosov was recently upgraded to 1.3 petaflops, thanks to — you guessed it — NVIDIA GPUs. In this case, the upgrade added 863 GPU teraflops (courtesy of T-Platforms’ NVIDIA Tesla X2070-equipped TB2-TL blades) to Lomonosov’s existing 510 teraflops. It is not clear, though, whether the GPU parts were used to achieve the record-breaking Graph 500 result.

Jumping now to China, there was the news that the Tianhe-1 supercomputer has gone into operation at the Changsha Supercomputer Center. It looks like the story originated with China Central Television (CCTV) and was subsequently picked up by the IDG News Service. The system, which is reported to reach a peak performance of 1.1 petaflops, apparently went into production last weekend.  According to the report, by October the system will be upgraded to 3 petaflops.

Tianhe-1 has an odd history. It was the world’s first “petascale” supercomputer that employed GPUs, in this case, AMD/ATI Radeon ATI Radeon HD 4870 2 processors. It debuted in the November 2009 TOP500 rankings as a 1.2 (peak) petaflop machine, garnering itself the number five position on the list. By November 2010, it had disappeared from TOP500, replaced by the now-famous Tianhe-1A, a much larger GPU-equipped Chinese super that delivered 4.7 peak petaflops using NVIDIA parts.

What happened to the Tianhe-1 since last November is a mystery. But given the peak petaflops has been shaved by 100 teraflops, I suspect the configuration was modified. Whether that means different GPUs, less GPUs, or no GPUs remains to be seen.  If you’re interested in the IDG/CCTV report, take a look at the YouTube video.

By the way, even though these CPU-GPU machines are becoming more commonplace, I’ve noticed that the naming convention for them has not quite settled. Some are calling them hybrid systems, while others are referring to them as heterogeneous machines. My preference is the latter, since hybrid implies a mixing of DNA, which I take to mean the processor’s transistors. Since the GPUs and CPUs are still discrete entities, heterogeneous seems the better nomenclature here.

Even the AMD Fusion chips and future Project Denver processors from NVIDIA, which mix CPU and GPU components on-chip, still seem more heterogeneous than hybrid to me. But I have a feeling when GPUs are integrated to this level and, more importantly, when applications are oblivious to the mix of underlying computational units, we’ll just be calling them processors again. That’s what happens when technology becomes invisible.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This