Adventures with HPC Accelerators: GPUs and Intel MIC Coprocessors

By Aaron Dubrow

August 15, 2011

Researchers from Mellanox Technologies and the Texas Advanced Computing Center share early experiences at TeraGrid ‘11

For the past few years, the buzz around hardware accelerators, particularly graphics processing units (GPUs), has been growing.  Designed with a massive number of floating point units and very high memory bandwidth so as to accelerate certain computing processes, GPUs and other emerging accelerates are being embraced by the scientific computing world as a way to speed up simulation, modeling, visualization, and data analysis.

At the TeraGrid 2011 conference in Salt Lake City, Utah, Pak Liu, a software engineer from Mellanox Technologies, and Lars Koesterke, a computational researcher at the Texas Advanced Computing Center (TACC), shared results from their experiences using emerging accelerator and coprocessor technology.

Lui’s talk focused on GPUDirect, a new transfer protocol that reduces latency and increases performance for end-to-end data transfers between GPUs. The problem, Lui explained, is that current GPU communication is redundant, requiring data to be copied between “pinned” memories during an operation, and often needs to steal cycles from the CPU to schedule and initiate jobs.

“There are many things you can do with the GPU capability and the good floating point arithmetic it provides,” Lui said. “But to scale out and use many machines together, you need Infiniband to get the communication across.”

Developed collaboratively by Mellanox, NVIDIA, and researchers at several HPC center, GPUDirect allows for faster GPU to GPU communication. Lui showed benchmarks of the protocol for two well-known molecular dynamics codes, AMBER and LAMMPS. GPUDirect reduced latency in the codes by 30 percent and improved overall performance by 20-40 percent. Lui stressed that performance gains depend on the specific application, the dataset size, and communication required.

In order to achieve these gains, the researchers had to modify the Linux kernel, the NVIDIA drivers, and the Mellanox drivers to eliminate memory copies and CPU involvement in the GPU data transfer.

“Eventually, scientific applications must scale to many GPU nodes and we needed to find an efficient way to communicate,” Lui said.

First released in June 2010, GPUDirect v1.0 is supported by InfiniBand solutions from Mellanox and QLogic, and other vendors are adding support for the technology in their hardware and software products.

Whereas GPUs have been used in the high-performance computing world for several years, Intel’s many integrated core (or MIC, pronounced “Mike”) architecture is yet to hit the market. Intel has granted several dozen institutions, including TACC, early access to MIC cards and trained these partners in how to use the technology. TACC’s role has been to test various computing codes on the MICs and provide Intel with feedback regarding the programming support, optimization, and needs of the HPC community.

“The most important question is how will we exploit this new technology? How difficult will it be to code?” Koesterke said.

MIC is Intel’s answer to NVIDIA and AMD’s GPU challenge. Both GPUs and Intel’s MIC coprocessors allow far greater processing speeds by enabling many more threads to occur simultaneously. Both connect to the CPU through a PCI bus. The key difference between the two technologies, according to Koesterke, is that Intel’s MICs take advantage of the x86 architecture that has dominated the high-performance (and consumer) computing world for decades, whereas GPUs have a stream processing architecture quite different from traditional cores.

Also, MICs are coded using C, C++, Fortran and OpenMP — languages familiar to the open science community. GPUs are coded with CUDA and OpenCL, newer languages that many in the community have not yet mastered. According to Koesterke, the community’s familiarity with the x86 architecture means researchers should have an easier time taking advantage of the capabilities of the new technology with less recoding and a faster ramp up time.

Though promising, MICs are not without risks. “MIC is not yet a product,” Koesterke said. “The programming models are all there, but sustained performance is yet to be proven.”

Koesterke could not provide the details from initial benchmarking efforts at TACC (under non-disclosure); however, he said the evidence suggests that MICs will be an attractive option to computational scientists when they are released in late 2012 or early 2013.

Other sessions at the conference highlighted the development of MATLAB for GPUs and tuning GPUs for matrix multiplication. In addition, many of the finalists in the scientific visualization contest  were created using GPU cluster systems.

Several of the nation’s advanced computing systems that are part of the newly announced Extreme Digital Environment for Science and Engineering (XSEDE), formerly the TeraGrid, currently run on GPUs. The Forge cluster at the National Center for Supercomputing Applications, Nautilus at the National Institute for Computational Sciences, TeraDRE at Purdue University, the Longhorn and Spur systems at the Texas Advanced Computing Center, and the Keeneland Project, developed under a partnership that includes the Georgia Institute of Technology, the University of Tennessee at Knoxville, and Oak Ridge National Laboratory all employ GPUs.

Hardware accelerators are changing the way computational scientists think about their problems, allowing even greater parallelism and processing power. Much work is still needed for the community to take full advantage of these technologies, but based on the early adoption patterns in the TeraGrid community, it appears these new processors will be part of the performance equation for a long time to come.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

“Lunch & Learn” to Explore the Growing Applications of Genomic Analytics

In the digital age of medicine, healthcare providers are rapidly transforming their approach to patient care. Traditional technologies are no longer sufficient to process vast quantities of medical data (including patient histories, treatment plans, diagnostic reports, and more), challenging organizations to invest in a new style of IT to enable faster and higher-quality care. Read more…

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan and will begin operation in fiscal 2018 (starts in April). A Read more…

By John Russell

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This