Taking a Disruptive Approach to Exascale

By Nicole Hemsoth

August 18, 2011

Early in August the U.S. Department of Energy’s Office of Science and Office of Advanced Scientific Computing Research (ASCR) held a workshop called “Exascale and Beyond: Gaps in Research, Gaps in our Thinking” that brought together luminaries from the world of high performance computing to discuss research and practical challenges at exascale.

Given the scope of the short event’s series of discussions, we wanted to highlight a few noteworthy presentations to lend a view into how researchers perceive the coming challenges of exascale computing. While all of the speakers addressed known challenges of exascale computing, most brought their own research and practical experiences from large HPC centers to bear.

For instance, MIT professor of Electrical Engineering and Computer Science and director of the university’s Computer Science and Artificial Intelligence Laboratory (CSAIL) Anant Agarwal asked attendees if the current approach to exascale computing is radical enough.

Agarwal focused on the targets set by the Ubiquitous High Performance Computing (UHPC) set forth by DARPA, claiming that the debates have centered on increasing performance while reducing energy but that the challenges are far greater than mere energy. Agarwal argues that the other great hurdles lie in programmability and resiliency—and that to arrive at solutions for these problems, “disruptive research” is required. This kind of research will focus on the fact that getting two out the three big problems (performance, efficiency and programmability) will be relatively “easy” getting all three right presents significant challenges.

NVIDIA’s Bill Dally echoed some of Agarwal’s assertions in his presentation, “Power and Programmability: The Challenges of Exascale Computing” in which he proclaimed the end to historic levels of scaling, citing challenges related to power and code.

In his presentation, Dally claimed that it’s not about the FLOPs any longer, it’s about data movement. And further, it’s not simply a matter of power efficiency as we traditionally think about, it’s about locality.

Dally argues that “algorithms should be designed to perform more work per unit data movement” and that “programming systems should further optimize this data movement.” He went to cite the fact that architectures need to facilitate data movement by providing an exposed hierarchy and efficient communication.

In some ways, Dally’s presentation offered some of the “disruptive” ideas Agarwal cited that can radicalize ways of thinking about exascale limitations. Dally’s focus on locality (optimizing data movement versus focusing on the FLOPs; optimizing subdivision and fetching paradigms; offering an exposed storage hierarchy with more efficient communication and bulk transfer) is a break from the norm in terms of offering solutions for exascale challenges—and one that generated rich fodder for the presentation, which you can find in detail here.

Locality was a hot-button issue at this workshop, drawing a detailed, solution-rich presentation from Allan Snavely, associate director of the San Diego Supercomputer Center and adjunct professor in UCSD’s Department of Computer Science and Engineering.

In his presentation, “Whose Job is it to Find Locality?” Snavely dug deeper into some of the initial concepts Dally put forth. Snavely recognized that people seem to be waiting on “magic” compilers and programming languages to come along, for application programmers to suddenly be rendered flawless, or for machines to simply let users choose how to burn up resources.

He claims that the attitude of “LINPACK has lots of locality, so what’s the problem” is the root of a problem as everyone waits for answers to locality problems to fall out of the sky. In his presentation, Snavely proposes a few solutions, including a new approach to the software stack found here.

In addition to moving the conversation out of the theoretical and into the realm of actual solutions, Snavely discussed how his UCSD team is currently developing tools and methodologies that can identify location in applications to reduce the processor frequency for effective power savings and further, working on tools that can automate the process of inserting “frequency throttling calls” into large-scale applications.

The Hunt for Perfect Solutions

The unstated theme of the workshop undoubtedly was focused on out-of-the-box thinking for exascale challenges that provide the “radical” approaches Agarwal and others touched upon. Still, it was useful to pick up on the practical and theoretical issues with presentations from notables, including Thomas Sterling, who discussed Exascale Execution Models, John Shalf who highlighted the past, present and future of exascale computing, and Dave Resnick who looked at the missing links that stand in the way before exascale computing becomes a reality.

Others provided real-world perspectives, including IBM Research Senior Manager, Mootaz Elnozahy, in his presentation on lessons learned from HPCS/PERCS project.

Aside from presentations addressing some of the research and practical challenges of exascale computing, others, including Keren Bergman and Norman Jouppi addressed the future of photonics in the era of exascale while others, including Dave Resnick, focused on memory (in this case Micron’s new memory component, the Hybrid Memory Cube).

With all presentation topics considered collectively, there is evidence that we are moving beyond simple questions about simple power or performance issues and into the realm of disruptive approaches to programming and optimizing for exascale systems. Detailed slides and other materials to further the conversation can be found here.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Samsung and a number of other corporations to its IBM Q Net Read more…

By Tiffany Trader

TACC Researchers Test AI Traffic Monitoring Tool in Austin

December 13, 2017

Traffic jams and mishaps are often painful and sometimes dangerous facts of life. At this week’s IEEE International Conference on Big Data being held in Boston, researchers from TACC and colleagues will present a new Read more…

By HPCwire Staff

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in what has become an overwhelmingly two-socket landscape in the d Read more…

By John Russell

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as several tech giants jockey to establish a pole position in the race toward commercialization of quantum. This week, Microsoft took the next step in Read more…

By Tiffany Trader

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Read more…

By Tiffany Trader

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as several tech giants jockey to establish a pole position in the race toward commercializ Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This