ScaleMP Brings AMD Opteron Support to Its Virtual SMP Portfolio

By Michael Feldman

September 20, 2011

After five years of shipping Intel Xeon-supported products for its virtual SMP platform, ScaleMP has added support for AMD’s Opteron CPU. Starting in this fall, customers will be able to aggregate as many as 128 servers encompassing up to 512 Opteron processors and 64 TB of memory into a single shared memory system. The decision to bring Opterons into the fold was driven by customer interest in the new Interlagos Bulldozer processor that started shipping this summer.

ScaleMP, has been enjoying fairly steady growth since 2006 when it first launched its vSMP Foundation product. vSMP is essentially a software replacement for SGI’s Altix UV SMP offering, but in this case using x86 commodity cluster hardware aggregated by ScaleMP software. As such vSMP can offer many of the advantages of its hardware competition, but at a fraction of the price.

In tests at Aachen University, ScaleMP aggregated servers (either Harpertown Xeons or Nehalem-EP Xeon with QDR InfiniBand) outperformed SGI Altix UV (Nehalem UV and NUMAline5 interconnect) configurations with 32, 64 and 128 threads. The application was an OpenMP-based shared memory application (in this case, an analysis of a 3D passive scalar field transported by a turbulent flow) written in Fortran.

According to ScaleMP CEO and founder Shai Fultheim, vSMP generally attracts two types of customers: those with typical MPI codes, but who don’t want to deal with the complexity of cluster management; and those who have shared memory applications, but are looking to migrate to less expensive, industry-standard hardware. In both cases, the users are being motivated to reduce total cost of ownership (TCO) either through less software complexity, in the first case, and through less expensive servers, in the second.

More recently, a third customer profile has emerged in which a single infrastructure is built to serve all applications. ScaleMP’s vSMP technology lets them do that as well, by allowing multiple virtual SMPs to be built up and torn down dyanmically across a datacenter. That type of flexibility is particularly important when a customer’s application set requires different sized systems — CPU count or memory size.

Up until now though, it all of the underlying compute hardware had to inhabited by on Intel Xeon chips. By bringing Opterons into the mix, vSMP can now access a broader hardware ecosystem. “We believe this is a game-changer,” Fultheim told HPCwire.

Support will extend to both the Magny-Cours (6100 Series) and new Interlagos (6200 Series) Opterons. But it was the latter chip that brought the customers running. According to Fultheim, starting at the end of 2010, he started getting inquiries about support for Interlagos. In particular a couple of “very significant customers” approached ScaleMP and AMD and basically told them if you build it, they will come. ScaleMP now has about 10 customers in the pipeline for the AMD product and expects more coming, thanks to some impressive attributes of the revamped Opteron.

Based on the new Bulldozer architecture, Interlagos should deliver very competitive performance. Coming in both 12-core and 16-core versions, the integer and floating point performance is expected to stack up quite well against the 8-core Sandy Bridge Xeon EP. A 16-core Interlagos can retire 64 floating operations per cycle, compared to 32 FP ops for an 8-core Sandy Bridge. Note that while the 8-core Xeon can also hit 64 FP operations with the new AVX floating point instructions, not all applications will be able to take advantage of AVX — at least not right away.

Memory bandwidth performance should be competitive on Opteron-equipped virtual SMPs as well. Early ScaleMP tests with vSMP on Magny-Cours-based servers with the Triad benchmark (measuring memory bandwidth) yielded decent results. On a two-socket server, for example, the Triad run delivered nearly 52K MB/sec — about the same as what is expected from the upcoming Sandy Bridge Xeons. On a 12-socket Magny-Cours SMP, that scaled to nearly 280K MB/sec. It is likely that Interlagos-based machines will deliver even greater bandwidth.

While no one expects the new Opterons to overwhelm Intel’s upcoming server chips, Interlagos may be able to carve out enough of a market to make it worthwhile for ScaleMP. The fact that the company finally pulled the Operton trigger after five years of Intel-only support may portend happier days for AMD’s new server CPUs.

Even without an AMD offering, ScaleMP seems to been doing quite well. They now have over 300 customers spread across 23 countries. According to Fultheim, they expect more than double revenue in this latest quarter, compared to recent quarters. While their biggest vertical (39 percent of revenue) is in higher ed/research, they also have respectable footprint in manufacturing (19 percent), and government (11 percent)

They’ve accomplished all this by hooking up with system vendors like IBM, HP, Dell, Supermicro, and Dell, among others, who offer vSMP-certified x86 servers. Last week, they added Fujitsu to the club, who certified a couple of its PRIMERGY servers for the vSMP technology. “We will continue to grow the list,” says Fultheim.

They’re also looking at adding additional microprocessor support for vSMP, although Fultheim would not say what was under consideration. Since the technology is processor-agnostic, ScaleMP just needs a viable business case to justify additional ports. Given that, it wouldn’t be too much of a stretch to see future virtual SMP machines based on IBM’s Power7 chip, Intel’s Atom CPU, ae ARM server CPU, or perhaps even the Chinese-made Godson processor.

A limited release of vSMP Foundation that supports the 6100 and 6200 Opterons will be available on October 1. General availability is slated for November 21. No pricing was announced.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This