Adapteva Builds Manycore Processor That Will Deliver 70 Gigaflops/Watt

By Michael Feldman

October 3, 2011

In May, chip startup Adapteva debuted Epiphany, a manycore architecture designed to maximize floating point horsepower with the lowest possible energy footprint. The initial silicon was a 16-core processor, implemented on the 65nm process node. This week, the company announced it has taped out a 64-core version of the design on the 28nm process node, delivering 100 gigaflops of performance at under 2 watts of power. 
 
The three-year old company is targeting the two extremes of the computing spectrum with their Epiphany architecture: supercomputing and mobile devices. The common denomination in both cases is an obsession to minimize power consumption, something the Adapteva designers have done extremely well.

According to Adapteva founder and CEO Andreas Olofsson, this latest silicon, officially known as Epiphany-IV (it’s the fourth generation of the architecture) runs at 800 MHz and is expected to achieve 70 single precision gigaflops/watt, twice the efficiency of their previous design. Their fab partner, GLOBALFOUNDRIES, is expected to start churning out samples of the 64-core wonder in January 2012.

As we reported in May, the RISC-based Epiphany design employs a 2D, low overhead, low latency mesh for inter-core communication, with each core containing 32KB of local memory for explicit cache control (in order to maximize data movement efficiency). Although the latest design implements 64 cores, Adapteva is projecting processors with as many as 4,096 cores per chip, delivering upwards of 4 teraflops.

While the company can’t claim a design win in either the HPC or mobile world, embedded device maker BittWare has picked up the Adapteva chip for one of its FPGA Mezzanine Cards (FMCs). That product pairs four Epiphany 16-core processors with an Altera Stratix FPGA. The sub-10 watt card delivers 128 gigaflops and is aimed at applications such as digital signal processing, defense, and communications. Although Olofsson is thrilled to get BittWare’s business, he thinks their are much larger opportunities to be had if he can find some other enterprising partners.

For example, he believes the new 64-core version, officially known as would be ideal for a tablet PC, smartphone, or an HPC board. In the latter case, Olofsson envisions an array of Epiphany chips on a board that can be plugged into an HPC server node (or a whole cluster), to offload floating-point intensive workloads. The chip array would be hooked together as an extension of the on-chip communication fabric that connects the individual cores. “You could easily fit a couple of teraflops on a board at a very reasonable power consumption,” Olofsson told HPCwire.

The CEO says his five-man company is profitable now, but they need a deep-pocketed partner or two to take to technology to the next level. In particular, Epiphany would benefit greatly from a more complete software stack — compilers, debuggers, libraries and so on — to attract developers. The current Epiphany SDK, which provides an ANSI C development environment, is fine for the development kits Adapteva is handing out, but they’ll eventually need a production toolset if they hope to become a major manycore vendor.

The competition is already rather formidable. Intel, with its Many Integrated Core (MIC) x86 processor for high performance computing, has vast resources to develop and support that architecture. MIC will inherit Intel’s parallel software portfolio, making it automatically attractive to an established audience of developers. Although not set to debut until late 2012 or early 2013, Intel’s manycore offering already has a chalked up a major win in TACC’s “Stampede” supercomputer.

The other established manycore vendor, Tilera, already has 64-core chips in the field. In this case though, the architecture is more oriented toward general-purpose processing, rather than a floating point acceleration, so is mainly being targeted to cloud computing, networking, and multimedia applications.

Although the new breed of GPGPUs from NVIDIA and AMD are also being used as floating point accelerators, Olofsson doesn’t equate those designs with Epiphany, which relies on a more conventional CPU-type of architecture. And while he thinks both CUDA and OpenCL are worthwhile execution models for parallel programming, Olofsson believes the data-parallel-centric GPU design has too many restrictions. “GPUs are the answer for graphics,” he says. “I dont think they are the answer for HPC.”
 
Adapteva, with its laser focus on floating point performance and with no allegiance to either the x86 instruction set or graphics support, is able to squeeze a lot more performance per watt out its design. For example, the 32-core MIC prototype, Knights Ferry, delivers 1200 gigaflops of peak single precision performance. Assuming a power draw of 200 watts (which is probably on the conservative side), that translates to a performance efficiency of 6 SP gigaflops/watt.

That’s a far cry from the 35 SP gigaflops/watt Adapteva has already demonstrated, and even if Intel doubles or quadruples its efficiency when it launches the production Knights Corner MIC, by that time Adapteva should already have its 70 gigaflops/watt chips in the field. Even the upcoming Kepler GPU from NVIDIA is expected to deliver only about 10 SP gigaflops/watt.

If Adapteva’s story of a proprietary floating point accelerator sounds like a remake of the ClearSpeed story, that’s not quite the case. Olofsson maintains they are only in the semiconductor design business, with has no aspirations to churn out production processors, boards, and systems, like ClearSpeed tried to do. According to him, the idea is to entice other chip and board makers to license the technology, the same way ARM Holdings does for its microprocessor IP.

Speaking of which: ARM processor and device vendors could be ideal companions for Adapteva, given ARM’s penetration into the mobile space. In fact, Olofsson admits there is a tier 1 semiconductor vendor who is evaluating the Epiphany technology right now, and it’s a fair bet that the company is already an ARM licensee. The idea would be to either integrated the Epiphany design on-chip next to ARM cores, or just pair Epiphany chips with ARM processors on a card.

Perhaps a more interesting scenario is for AMD to license Epiphany (or even acquire the company outright). Even though AMD  is using its GPGPU technology to target HPC and their mobile ambitions, Epiphany would give them a cutting-edge accelerator technology to go head-to-head with Intel’s MIC architecture. It would also enable AMD to develop some rather unique mobile processor silicon to pair with their low-power x86 CPU designs.

In the short-term, one of Olofsson’s dreams is to get someone to build an Epiphany-equipped computer that can run Linpack (presumably, with a double precision floating point implementation of Epiphany) to get a Green500 ranking. The current champ is an IBM Blue Gene/Q prototype machine, which is based on a PowerPC A2 SoC that delivers about 3.7 gigaflops/watt (which, by the way is about what ClearSpeed’s ASIC was delivering in 2008 before the company unraveled). With its 10-fold performance per watt advantage, Olofsson thinks an Epiphany-based system could easily capture the number one spot on the Green500 list.

Although Adapteva has taken a somewhat unconventional approach with its manycore chips, Olofsson says their design will scale much better than legacy CPU architectures, like the x86, and will be much more efficient at extracting floating point performance than generalized graphics processors. And even though he’s battling much larger and wealthier semiconductor vendors, Olofsson likes his chances. “Multicore and manycore is the future of computing,” he says, “and we feel like we’re right in the middle of it.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Geospatial Data Research Leverages GPUs

August 17, 2017

MapD Technologies, the GPU-accelerated database specialist, said it is working with university researchers on leveraging graphics processors to advance geospatial analytics. The San Francisco-based company is collabor Read more…

By George Leopold

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Centers (IPCCs) has resulted in a new Big Data Center (BDC) that Read more…

By Linda Barney

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last week the cloud giant released deeplearn.js as part of that in Read more…

By John Russell

HPE Extreme Performance Solutions

Leveraging Deep Learning for Fraud Detection

Advancements in computing technologies and the expanding use of e-commerce platforms have dramatically increased the risk of fraud for financial services companies and their customers. Read more…

Spoiler Alert: Glimpse Next Week’s Solar Eclipse Via Simulation from TACC, SDSC, and NASA

August 17, 2017

Can’t wait to see next week’s solar eclipse? You can at least catch glimpses of what scientists expect it will look like. A team from Predictive Science Inc. (PSI), based in San Diego, working with Stampede2 at the Read more…

By John Russell

Microsoft Bolsters Azure With Cloud HPC Deal

August 15, 2017

Microsoft has acquired cloud computing software vendor Cycle Computing in a move designed to bring orchestration tools along with high-end computing access capabilities to the cloud. Terms of the acquisition were not disclosed. Read more…

By George Leopold

HPE Ships Supercomputer to Space Station, Final Destination Mars

August 14, 2017

With a manned mission to Mars on the horizon, the demand for space-based supercomputing is at hand. Today HPE and NASA sent the first off-the-shelf HPC system i Read more…

By Tiffany Trader

AMD EPYC Video Takes Aim at Intel’s Broadwell

August 14, 2017

Let the benchmarking begin. Last week, AMD posted a YouTube video in which one of its EPYC-based systems outperformed a ‘comparable’ Intel Broadwell-based s Read more…

By John Russell

Deep Learning Thrives in Cancer Moonshot

August 8, 2017

The U.S. War on Cancer, certainly a worthy cause, is a collection of programs stretching back more than 40 years and abiding under many banners. The latest is t Read more…

By John Russell

IBM Raises the Bar for Distributed Deep Learning

August 8, 2017

IBM is announcing today an enhancement to its PowerAI software platform aimed at facilitating the practical scaling of AI models on today’s fastest GPUs. Scal Read more…

By Tiffany Trader

IBM Storage Breakthrough Paves Way for 330TB Tape Cartridges

August 3, 2017

IBM announced yesterday a new record for magnetic tape storage that it says will keep tape storage density on a Moore's law-like path far into the next decade. Read more…

By Tiffany Trader

AMD Stuffs a Petaflops of Machine Intelligence into 20-Node Rack

August 1, 2017

With its Radeon “Vega” Instinct datacenter GPUs and EPYC “Naples” server chips entering the market this summer, AMD has positioned itself for a two-head Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

Leading Solution Providers

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This