Texas Instruments Makes HPC Play with New Multicore DSP Chips

By Michael Feldman

October 27, 2011

A funny thing happened on the way to 4G telecommunications. When Texas Instruments (TI) added floating point smarts to its new digital signal processor (DSP) to support the fourth-generation wireless standard, it found itself with a commercial chip that had some of the most impressive flops/watt performance on the planet. And that got some of the folks at TI wondering if they could parlay that into the ethereal world of high performance computing.

Arnon Friedmann, TI’s Business Manager for Multicore DSP, and who now directs a budding HPC group at the company, says the effort to create a high performance computing presence with its latest DSP architecture is now underway, and there don’t appear to be any showstoppers. “There aren’t any doubts whether the device is capable of scaling to [HPC] products,” Friedmann told HPCwire. “It’s really just a matter of how well the applications can run on the device.”

According to Friedmann a “handful” of universities and commercial HPC customers have already expressed interest in the DSP technology and have been collaborating with engineers at TI to port their applications to the new DSP. “We’re also talking with a number of people who build HPC systems,” he says. “I wouldn’t say that you’re going to see anything immediately, but we’re getting quite a bit of interest.”

The DSP product line at the center of this effort is TI’s new TMS320C66x (aka C66x) series, a multicore chip they designed for 4G cellular base stations and radio network controllers. Launched in November 2010, the C66x is a 40nm chip that comes in single-core, dual-core, quad-core and eight-core variations. Its most distinguishing feature is the addition of floating point instructions, which were incorporated to support the more complex processing required for 4G wireless communications. The previous generation C64x series DSPs supported only fixed point math.

The C66x is implemented with TI’s new KeyStone architecture, which incorporates an eight-way VLIW architecture, a high-speed switch fabric called TeraNet, and a multicore navigator and DMA system that manages packet sending to other cores and peripherals. All the C66x products come with 512 KB of dedicated L2 cache per core, along with 32 KB of L1 cache for both instructions and data.

In its eight-core 1.25 GHz implementation, the C66x delivers 160 single precision (SP) gigaflops, while sucking up just 10 watts of power. That works out to an impressive 16 SP gigaflops/watt. Energy efficiency is a hallmark of DSPs, in general, since they typically populate systems (like the aforementioned cellular base station towers and radio network controllers), where power and cooling is in short supply.

The first HPC-friendly C66x-based device is a PCIe card, which sports four of the eight-core DSPs running at 1.0 GHz. Built by Advantech, a TI parter, the half-length PCIe card delivers 512 SP gigaflops at a modest 50 watts. On-board memory consists of 4 GB of 1333 MHz DDR3 RAM, with full ECC support. They’re also working on a full-length card, with eight DSPs, twice as much memory, and twice the performance.

Compared to the latest Tesla 20-series cards from NVIDIA, which delivers 1331 SP gigaflops at 225 watts, the Advantech hardware is the more impressive product, at least from a peak performance-per-watt perspective. The DSP-equipped card delivers 10 gigaflops/watt while the NVIDIA Tesla module puts out 6 gigaflops/watt. Those are for single precision flops. For double precision, the TI DSP delivers 3/8 of single precision performance, while the Tesla GPU delivers 1/2. In either case though, the TI DSP is the more energy efficient choice.

By the time the Kepler GPUs come out in 2012, and Intel’s first Many Integrated Core (MIC) coprocessor appears in 2013, those performance per watt numbers should be more competitive, but presumably TI can move its DSP performance up the ladder as well.

Like NVIDIA and Intel, Texas Instruments can leverage its volume position in a market much larger than HPC. In TI’s case, they expect to sell their C66x DSPs by the millions each year (as they did with the previous generation C64x line) in order to power the growing 4G wireless infrastructure. The company’s dominant position in that end of the market speaks well for the resources they could throw at this architecture.

The open question is how to do HPC-style software development on DSPs. The good news is that digital signal processors act more or less like a CPU. Unlike GPUs or FPGAs, the TI DSP doesn’t require a special programming language and doesn’t need a host processor to drive it. So the entire application can be run on the DSP, with nothing fancier than traditional C language tools, parallelized with OpenMP and/or MPI. TI offers all of this in its software development kit, including a C compiler, runtime, as well as the appropriate floating point math and parallel programming support. “We have a pretty good history of running complex systems on these DSPs,” says Friedmann.

The HPC group at TI they realize they will need to beef up their software tools to compete with the more mature parallel programming environments offered by Intel and NVIDIA. They’re even considering porting OpenCL to their DSP, but according to Friedmann, would like to see greater uptake in the community before they begin that effort. But their DSP compiler technology is mature, being based on a ten year-old VLIW architecture that has been refined over that period of time. The addition of floating point instructions entailed a relatively straightforward update to the base compiler, says Friedmann.

The new C66x DSPs are already being used in HPC-like workloads in a few specialized applications like semiconductor and LCD flat panel inspection systems. In the past, these set-ups employed hundreds of fixed-point DSPs, but with FP-capable parts now available, they can use fewer parts, and the applications are being updated accordingly. They are also seeing adoption in radar systems and medical imaging, which, again, can take advantage of the DSP’s new floating point prowess. In all of these cases, performance is a key element, since these applications rely on real time, compute-intensive processing.

Currently the company is in the process of running benchmarks against it new floating point processor to demonstrate the extent of its HPC potential. There may be certain types of algorithms that the DSP is particularly adept at. For example, running fast Fourier transforms (FFTs) on the C66x is about 8 to 10 times more efficient than using latest GPUs, according to Friedmann. Specific benchmark results will be forthcoming shortly.

The high performance computing effort at TI is still in its infancy as they learn how to navigate the HPC market and maneuver around established HPC players Intel, NVIDIA, and AMD. In the meantime, a team of 8 to 10 TI engineers has been keeping itself busy collecting applications from interested customers and helping to port and benchmark the codes. At SC11 next month, Friedmann will be demonstrating the DSP card and talking up the potential of the technology. “I do expect it’s going to get interesting in 2012,” says Friedmann.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Google Cloud Makes Good on Promise to Add Nvidia P100 GPUs

September 21, 2017

Google has taken down the notice on its cloud platform website that says Nvidia Tesla P100s are “coming soon.” The search giant announced Thursday (Sept. 21) the beta launch of the high-end P100 Nvidia Tesla GPUs on Read more…

By George Leopold

Cray Wins $48M Supercomputer Contract from KISTI

September 21, 2017

It was a good day for Cray which won a $48 million contract from the Korea Institute of Science and Technology Information (KISTI) for a 128-rack CS500 cluster supercomputer. The new system, equipped with Intel Xeon Scal Read more…

By John Russell

Adolfy Hoisie to Lead Brookhaven’s Computing for National Security Effort

September 21, 2017

Brookhaven National Laboratory announced today that Adolfy Hoisie will chair its newly formed Computing for National Security department, which is part of Brookhaven’s new Computational Science Initiative (CSI). Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

PNNL’s Center for Advanced Tech Evaluation Seeks Wider HPC Community Ties

September 21, 2017

Two years ago the Department of Energy established the Center for Advanced Technology Evaluation (CENATE) at Pacific Northwest National Laboratory (PNNL). CENATE’s ambitious mission was to be a proving ground for near- Read more…

By John Russell

PNNL’s Center for Advanced Tech Evaluation Seeks Wider HPC Community Ties

September 21, 2017

Two years ago the Department of Energy established the Center for Advanced Technology Evaluation (CENATE) at Pacific Northwest National Laboratory (PNNL). CENAT Read more…

By John Russell

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is s Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakt Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

Cubes, Culture, and a New Challenge: Trish Damkroger Talks about Life at Intel—and Why HPC Matters More Than Ever

September 13, 2017

Trish Damkroger wasn’t looking to change jobs when she attended SC15 in Austin, Texas. Capping a 15-year career within Department of Energy (DOE) laboratories, she was acting Associate Director for Computation at Lawrence Livermore National Laboratory (LLNL). Her mission was to equip the lab’s scientists and research partners with resources that would advance their cutting-edge work... Read more…

By Jan Rowell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Leading Solution Providers

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

  • arrow
  • Click Here for More Headlines
  • arrow
Share This