Texas Instruments Makes HPC Play with New Multicore DSP Chips

By Michael Feldman

October 27, 2011

A funny thing happened on the way to 4G telecommunications. When Texas Instruments (TI) added floating point smarts to its new digital signal processor (DSP) to support the fourth-generation wireless standard, it found itself with a commercial chip that had some of the most impressive flops/watt performance on the planet. And that got some of the folks at TI wondering if they could parlay that into the ethereal world of high performance computing.

Arnon Friedmann, TI’s Business Manager for Multicore DSP, and who now directs a budding HPC group at the company, says the effort to create a high performance computing presence with its latest DSP architecture is now underway, and there don’t appear to be any showstoppers. “There aren’t any doubts whether the device is capable of scaling to [HPC] products,” Friedmann told HPCwire. “It’s really just a matter of how well the applications can run on the device.”

According to Friedmann a “handful” of universities and commercial HPC customers have already expressed interest in the DSP technology and have been collaborating with engineers at TI to port their applications to the new DSP. “We’re also talking with a number of people who build HPC systems,” he says. “I wouldn’t say that you’re going to see anything immediately, but we’re getting quite a bit of interest.”

The DSP product line at the center of this effort is TI’s new TMS320C66x (aka C66x) series, a multicore chip they designed for 4G cellular base stations and radio network controllers. Launched in November 2010, the C66x is a 40nm chip that comes in single-core, dual-core, quad-core and eight-core variations. Its most distinguishing feature is the addition of floating point instructions, which were incorporated to support the more complex processing required for 4G wireless communications. The previous generation C64x series DSPs supported only fixed point math.

The C66x is implemented with TI’s new KeyStone architecture, which incorporates an eight-way VLIW architecture, a high-speed switch fabric called TeraNet, and a multicore navigator and DMA system that manages packet sending to other cores and peripherals. All the C66x products come with 512 KB of dedicated L2 cache per core, along with 32 KB of L1 cache for both instructions and data.

In its eight-core 1.25 GHz implementation, the C66x delivers 160 single precision (SP) gigaflops, while sucking up just 10 watts of power. That works out to an impressive 16 SP gigaflops/watt. Energy efficiency is a hallmark of DSPs, in general, since they typically populate systems (like the aforementioned cellular base station towers and radio network controllers), where power and cooling is in short supply.

The first HPC-friendly C66x-based device is a PCIe card, which sports four of the eight-core DSPs running at 1.0 GHz. Built by Advantech, a TI parter, the half-length PCIe card delivers 512 SP gigaflops at a modest 50 watts. On-board memory consists of 4 GB of 1333 MHz DDR3 RAM, with full ECC support. They’re also working on a full-length card, with eight DSPs, twice as much memory, and twice the performance.

Compared to the latest Tesla 20-series cards from NVIDIA, which delivers 1331 SP gigaflops at 225 watts, the Advantech hardware is the more impressive product, at least from a peak performance-per-watt perspective. The DSP-equipped card delivers 10 gigaflops/watt while the NVIDIA Tesla module puts out 6 gigaflops/watt. Those are for single precision flops. For double precision, the TI DSP delivers 3/8 of single precision performance, while the Tesla GPU delivers 1/2. In either case though, the TI DSP is the more energy efficient choice.

By the time the Kepler GPUs come out in 2012, and Intel’s first Many Integrated Core (MIC) coprocessor appears in 2013, those performance per watt numbers should be more competitive, but presumably TI can move its DSP performance up the ladder as well.

Like NVIDIA and Intel, Texas Instruments can leverage its volume position in a market much larger than HPC. In TI’s case, they expect to sell their C66x DSPs by the millions each year (as they did with the previous generation C64x line) in order to power the growing 4G wireless infrastructure. The company’s dominant position in that end of the market speaks well for the resources they could throw at this architecture.

The open question is how to do HPC-style software development on DSPs. The good news is that digital signal processors act more or less like a CPU. Unlike GPUs or FPGAs, the TI DSP doesn’t require a special programming language and doesn’t need a host processor to drive it. So the entire application can be run on the DSP, with nothing fancier than traditional C language tools, parallelized with OpenMP and/or MPI. TI offers all of this in its software development kit, including a C compiler, runtime, as well as the appropriate floating point math and parallel programming support. “We have a pretty good history of running complex systems on these DSPs,” says Friedmann.

The HPC group at TI they realize they will need to beef up their software tools to compete with the more mature parallel programming environments offered by Intel and NVIDIA. They’re even considering porting OpenCL to their DSP, but according to Friedmann, would like to see greater uptake in the community before they begin that effort. But their DSP compiler technology is mature, being based on a ten year-old VLIW architecture that has been refined over that period of time. The addition of floating point instructions entailed a relatively straightforward update to the base compiler, says Friedmann.

The new C66x DSPs are already being used in HPC-like workloads in a few specialized applications like semiconductor and LCD flat panel inspection systems. In the past, these set-ups employed hundreds of fixed-point DSPs, but with FP-capable parts now available, they can use fewer parts, and the applications are being updated accordingly. They are also seeing adoption in radar systems and medical imaging, which, again, can take advantage of the DSP’s new floating point prowess. In all of these cases, performance is a key element, since these applications rely on real time, compute-intensive processing.

Currently the company is in the process of running benchmarks against it new floating point processor to demonstrate the extent of its HPC potential. There may be certain types of algorithms that the DSP is particularly adept at. For example, running fast Fourier transforms (FFTs) on the C66x is about 8 to 10 times more efficient than using latest GPUs, according to Friedmann. Specific benchmark results will be forthcoming shortly.

The high performance computing effort at TI is still in its infancy as they learn how to navigate the HPC market and maneuver around established HPC players Intel, NVIDIA, and AMD. In the meantime, a team of 8 to 10 TI engineers has been keeping itself busy collecting applications from interested customers and helping to port and benchmark the codes. At SC11 next month, Friedmann will be demonstrating the DSP card and talking up the potential of the technology. “I do expect it’s going to get interesting in 2012,” says Friedmann.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

TACC Helps ROSIE Bioscience Gateway Expand its Impact

April 26, 2017

Biomolecule structure prediction has long been challenging not least because the relevant software and workflows often require high-end HPC systems that many bioscience researchers lack easy access to. Read more…

By John Russell

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

IBM, Nvidia, Stone Ridge Claim Gas & Oil Simulation Record

April 25, 2017

IBM, Nvidia, and Stone Ridge Technology today reported setting the performance record for a “billion cell” oil and gas reservoir simulation. Read more…

By John Russell

ASC17 Makes Splash at Wuxi Supercomputing Center

April 24, 2017

A record-breaking twenty student teams plus scores of company representatives, media professionals, staff and student volunteers transformed a formerly empty hall inside the Wuxi Supercomputing Center into a bustling hub of HPC activity, kicking off day one of 2017 Asia Student Supercomputer Challenge (ASC17). Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Remote Visualization Optimizing Life Sciences Operations and Care Delivery

As patients continually demand a better quality of care and increasingly complex workloads challenge healthcare organizations to innovate, investing in the right technologies is key to ensuring growth and success. Read more…

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of a new generation of chips designed specifically for deep learning workloads. Read more…

By Alex Woodie

Musk’s Latest Startup Eyes Brain-Computer Links

April 21, 2017

Elon Musk, the auto and space entrepreneur and severe critic of artificial intelligence, is forming a new venture that reportedly will seek to develop an interface between the human brain and computers. Read more…

By George Leopold

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

NERSC Cori Shows the World How Many-Cores for the Masses Works

April 21, 2017

As its mission, the high performance computing center for the U.S. Department of Energy Office of Science, NERSC (the National Energy Research Supercomputer Center), supports a broad spectrum of forefront scientific research across diverse areas that includes climate, material science, chemistry, fusion energy, high-energy physics and many others. Read more…

By Rob Farber

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

ASC17 Makes Splash at Wuxi Supercomputing Center

April 24, 2017

A record-breaking twenty student teams plus scores of company representatives, media professionals, staff and student volunteers transformed a formerly empty hall inside the Wuxi Supercomputing Center into a bustling hub of HPC activity, kicking off day one of 2017 Asia Student Supercomputer Challenge (ASC17). Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of a new generation of chips designed specifically for deep learning workloads. Read more…

By Alex Woodie

NERSC Cori Shows the World How Many-Cores for the Masses Works

April 21, 2017

As its mission, the high performance computing center for the U.S. Department of Energy Office of Science, NERSC (the National Energy Research Supercomputer Center), supports a broad spectrum of forefront scientific research across diverse areas that includes climate, material science, chemistry, fusion energy, high-energy physics and many others. Read more…

By Rob Farber

Hyperion (IDC) Paints a Bullish Picture of HPC Future

April 20, 2017

Hyperion Research – formerly IDC’s HPC group – yesterday painted a fascinating and complicated portrait of the HPC community’s health and prospects at the HPC User Forum held in Albuquerque, NM. HPC sales are up and growing ($22 billion, all HPC segments, 2016). Read more…

By John Russell

Knights Landing Processor with Omni-Path Makes Cloud Debut

April 18, 2017

HPC cloud specialist Rescale is partnering with Intel and HPC resource provider R Systems to offer first-ever cloud access to Xeon Phi "Knights Landing" processors. The infrastructure is based on the 68-core Intel Knights Landing processor with integrated Omni-Path fabric (the 7250F Xeon Phi). Read more…

By Tiffany Trader

CERN openlab Explores New CPU/FPGA Processing Solutions

April 14, 2017

Through a CERN openlab project known as the ‘High-Throughput Computing Collaboration,’ researchers are investigating the use of various Intel technologies in data filtering and data acquisition systems. Read more…

By Linda Barney

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference phase of neural networks (NN). Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

For IBM/OpenPOWER: Success in 2017 = (Volume) Sales

January 11, 2017

To a large degree IBM and the OpenPOWER Foundation have done what they said they would – assembling a substantial and growing ecosystem and bringing Power-based products to market, all in about three years. Read more…

By John Russell

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a new board design for NVLink-equipped Pascal P100 GPUs that will create another entrant to the space currently occupied by Nvidia's DGX-1 system, IBM's "Minsky" platform and the Supermicro SuperServer (1028GQ-TXR). Read more…

By Tiffany Trader

Leading Solution Providers

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which will be Japan’s “fastest AI supercomputer,” Read more…

By Tiffany Trader

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling was pretty much the exclusive realm of the Cray-2 and IBM mainframe class products. That’s changing. We are now seeing an emergence of x86 class server products with exotic plumbing technology ranging from Direct-to-Chip to servers and storage completely immersed in a dielectric fluid. Read more…

By Steve Campbell

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular offerings such as Caffe, Theano, and Torch. Read more…

By John Russell

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

BioTeam’s Berman Charts 2017 HPC Trends in Life Sciences

January 4, 2017

Twenty years ago high performance computing was nearly absent from life sciences. Today it’s used throughout life sciences and biomedical research. Genomics and the data deluge from modern lab instruments are the main drivers, but so is the longer-term desire to perform predictive simulation in support of Precision Medicine (PM). There’s even a specialized life sciences supercomputer, ‘Anton’ from D.E. Shaw Research, and the Pittsburgh Supercomputing Center is standing up its second Anton 2 and actively soliciting project proposals. There’s a lot going on. Read more…

By John Russell

HPC Startup Advances Auto-Parallelization’s Promise

January 23, 2017

The shift from single core to multicore hardware has made finding parallelism in codes more important than ever, but that hasn’t made the task of parallel programming any easier. Read more…

By Tiffany Trader

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu’s Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural network training and now they are sharing their implementation with the larger deep learning community. Read more…

By Tiffany Trader

IDG to Be Bought by Chinese Investors; IDC to Spin Out HPC Group

January 19, 2017

US-based publishing and investment firm International Data Group, Inc. (IDG) will be acquired by a pair of Chinese investors, China Oceanwide Holdings Group Co., Ltd. Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This