Appro Boosts Flagship Product Line with Latest CPUs, Accelerators

By Michael Feldman

November 2, 2011

Now that the latest AMD “Interlagos” Opterons and Intel “Sandy Bridge” EP Xeons have begun shipping, at least for volume deployments, Appro has announced support for the latest x86 CPUs in its upgraded Xtreme-X HPC line-up. The new systems will soon be appearing in supercomputing centers in the US and elsewhere.

Besides the addition of the “Interlagos” CPU (aka Opteron 6200) and “Sandy Bridge” EP processors (aka Xeon E5), Appro is also including support for Intel’s Many Integrated Core (MIC) coprocessor and FDR InfiniBand. The new Xtreme platform will also retain support for the current NVIDIA GPU modules, namely the M2090 Teslas.

The new Xtreme platform uses the GreenBlade building block, which comes in a 5U subrack configuration for a 10 node set-up and a 8U subrack for an expanded 16-node version. The 5U subrack is employed for the two-socket motherboards, while the 8U enclosure houses the four-socket version. According to Maria McLaughlin, Appro’s Marketing Director, the 8U subrack is a bit of a special case, since most of their customers opt for the traditional two-socket nodes. If accelerators are desired, they are matched to their CPU counterparts in a 1:1 ratio — 5 CPU nodes with 5 GPU/MIC nodes or 8 CPU nodes with 8 GPU/MIC nodes.

The only mainstream accelerator left unloved is AMD’s FireStream GPU, mainly due to a lack of enthusiasm for the products by HPC customers. Other than that, Appro has maintained its vendor-neutral stance as far as microprocessors go, allowing customer to mix and match CPUs and accelerators at will. So, for example, AMD Opteron CPUs could co-mingle with Intel’s MIC coprocessor in the same system. Theoretically, a system with CPUs, GPUs, and MICs could be constructed, as Dell is doing for TACC with their Stampede supercomputer.

Of course, the MIC won’t be an official product until “Knights Corner” is launched in late 2012 or early 2013, but according to McLaughlin, they already have a customer who is deploying an Xtreme-X cluster equipped with pre-production (Knights Ferry) Intel MIC coprocessors. Although Appro didn’t say so, the system in question is likely the one at Sandia National Labs, which has an Appro-based testbed system there with pre-production MIC chips.

The Sandia system isn’t the only pre-launch Xtreme-X in the field. Appro has been collecting orders on the new platform for months and has already shipped a number of machines. These include the initial HPC clusters for the new Tri-Lab Linux Capacity Cluster 2 contract announced back in June. All of these are Xeon E5-based systems.

Another E5-equipped machine is the 800-teraflop supercomputer installed at the University of Tsukuba’s Center for Computational Sciences. Most of the flops here are courtesy of NVIDIA GPUs though, with each node pairing up two Xeon CPUs with four Tesla modules. The supercomputer will support particle physics, astrophysics, biophysics and climate research, and represents one of Appro’s first capability systems they’ve installed.

The Gordon system at the San Diego Supercomputer Center (SDSC) is yet another Appro Xtreme-X machine using the new Xeon E5 processors. Gordon is a 200-teraflop cluster aimed at data-intensive science workloads, which, is enabled primarily by the use of large memory virtual SMP nodes and flash memory. Regarding the latter, Gordon is being outfitted with 300 TB of Intel’s iSolid-State Drive 710 devices.

They won’t all be Intel systems though. McLaughlin says a large Interlagos-based Xtreme-X machine is about to be deployed for a US government agency, although the announcement is not yet public. Beyond that, Appro is still getting some mileage out of the previous generation 6100 Opterons. In September, Los Alamos National Lab installed Mustang, a 353-teraflop Xtreme-X cluster with the 12-core “Magny-Cours” processors.

Even though FDR InfiniBand is now supported on the platform, all of the systems described about are using QDR, although McLaughlin says some deals with FDR systems are in the works. In any case, Appro will continue to support both InfiniBand speeds, as well as Gigabit Ethernet for systems where lots of bandwidth and low latency is not a big deal.

The new Xtreme-X platform has encouraged Appro to start thinking more about capability systems, like the Tsukuba super mentioned above. Up until recently, the company has been singularly focused on capacity clusters, that is, systems that are partitioned to run a number different workloads simultaneously over relatively short periods of time.

Capability systems, on the other hand, typically run one large application, or at least one large application at time. And the codes — things like climate modeling, physics simulations, seismic processing, and certain types of financial risk modeling — can run for days or even weeks.

Such systems require more fault tolerance, redundancy and failover management, not to mention more computational power. Although this level of HPC is a bit of stretch for the company, capability machines usually entail higher margins than capacity systems, so Appro has been busy beefing up its software stack and hardware to support the needed features. With the newer faster processors, FDR InfiniBand, and the more mature software stack, the company believes this is a good time to move up the food chain.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This