Intel Debuts New HPC Cluster Tool Suite

By Michael Feldman

November 8, 2011

This week Intel unveiled its upmarket version of its Cluster Studio offering aimed at performance-minded MPI application developers. Called Cluster Studio XE, the jazzed-up developer suite adds Intel analysis tools to make it easier for programmers to optimize and tune codes for maximum performance. It also includes the latest compilers, runtimes, and MPI library to keep pace with the new developments in parallel programming.

Intel Cluster Studio, which used to be sold as Cluster Toolkit, includes the same set of C/C++ and Fortran compilers as Intel’s Parallel Studio product, but also comes with MPI support for HPC cluster programmers. These include Intel’s own MPI library and the Trace Analyzer and Collector. The latter is used for visualizing MPI communications and load balancing to help developers test and tune their cluster applications

In addition, Cluster Studio includes the usual Intel smorgasbord of its parallel language frameworks, including Cilk Plus, Threading Building Blocks (TBB), OpenCL, and OpenMP. The only significant tool missing in the suite is a debugger. But since the Intel tools are compatible with Rogue Waves’s TotalView debugger as well as Allinea’s DDT, developers needn’t go without.

The big additions to the XE version of Cluster studio are a couple of performance tools: VTune Amplifier XE and Inspector XE, both of which operate in the shared memory environment at the node level. One might wonder why node-level tools have been included in the cluster toolset at all, but according to James Reinders, who directs Intel’s software group, more and more cluster codes are moving toward a hybrid MPI/OpenMP (distributed/shared memory) programming model, which makes the multithreaded behavior in the node level critical to performance. Reinders says that as the compute nodes have gotten fatter, it’s more important know what’s going on inside the nodes.

The trend he’s referring to is the increasing number of cores one can obtain in single node. Using the latest x86 chips, even a standard dual-socket box can house 16 cores (32 threads) with the new Xeon E5 chip or 32 cores in the case of AMD’s Opteron 6200. And if Intel has it’s way, HPC nodes will soon come equipped with its upcoming Many Integrated Core (MIC) coprocessors, which will triple or perhaps quadruple that core count. Whether its MICs, GPUs, or just straight CPUs, core counts appear to be on an upward trajectory that will be expanding the waistline of HPC nodes for the foreseeable future. “It’s like an obesity epidemic in computers,” says Reinders.

In a nutshell, that’s the rationale for including the shared-memory tools. For example, VTune Amplifier XE, which already comes standard in the Parallel Studio XE suite, enables developers to look at thread behavior on the nodes. The tool allows them to pinpoint bottlenecks due to idle cores or non-optimal cache usage. It also finds hotspots where the code is spending large amounts of time.

The second tool included in Cluster Studio XE is Inspector XE (formerly known as Thread Checker), which, again is directed at optimized application execution on the node, in this case, checking for thread and memory correctness. Specifically, Inspector can find instances of memory leaks, race conditions and potential deadlocks. This is not so much a performance issue as one of application robustness, enabling developers to detect latent errors in the code, even when the defect is not apparent in most runtime scenarios.

Although Both VTune Amplifier and Inspector XE operate at the node level, each has been extended to work in an distributed MPI model. Essentially, the tools collect their data at the node level, but the results are aggregated and organized on based on MPI rank (process ID), which allows the developers to see the analysis in context to the overall operation of the program.

Of course, if the programmer wanted to do this type of analysis before, he could have purchased the standalone tools separately and extracted the data on a node-by-node basis. But that’s a rather painful process once you get beyond a handful of servers. According to Reinders, users wanted to visualize the behavior in these nodes as part of the whole picture across the cluster.

At the same time that nodes are getting fatter, the number of nodes is still increasing. This is reflected in the TOP500 computers’ aggregate performance, which is growing at twice the rate of Moore’s Law. To keep pace with the growth of scale-out clusters, Intel engineers have been busy tweaking their MPI library.

According to Reinders, their latest MPI library, version 4.0, can now scale beyond 90,000 processes, which is quite a bit better than was supported just a year ago. The better scaling is the result of enhancements to MPICH2, which is used as a foundation for Intel’s MPI offering, as well as some custom tuning.

Intel also claims industry-leading performance for its latest library. According to latency tests for a 96-process application running on a 8-node machine, the Intel implementation delivers better performance than other leading MPI libraries, such as Microsoft MPI 3.2, Platform MPI 8.1.1, MVAPICH 1.6, and OpenMPI 1.5.4.

The differences tended to be largest when compared to the open source OpenMPI package. In one case, the Intel implementation was 2.6 times as fast. “OpenMPI is very popular and I think a lot of users don’t understand how much performance they’re giving up by not going to one of the commercial MPI libraries,” says Reinders. Intel’s MPI library is also fabric independent, making it a popular choice with ISVs, who want to minimize the number of shipping binaries corresponding to each interconnect fabric they support.

Like all of Intel’s parallel tool suites, Cluster Studio XE is designed to work across its own multicore x86 CPU products as well as those of AMD’s. The company is now in the process of extending these tools to support manycore, and for Intel that means their upcoming Many Integrated Core (MIC) product. Reinders says almost all these tools have versions that support the MIC prototype (Knights Ferry) today, although some of the MPI tools are not as fully developed as they are for the compilers and runtimes. When they do launch the production Knights Corner MIC product a year or so from now, all of these parallel tools will support the manycore architecture in a more or less transparent fashion.

Cluster Studio XE is sold by developer seat, and is priced according to OS support: $2,849 for the Window version; $2,499 for the Linux one. Those prices are $1,000 more per seat than the vanilla Cluster Studio without the performance tools. Of course, Intel would love upsell all their customers to the XE level, but Reinders admits that not all developers will want or need this extra functionality. In general, only the performance gurus who perform code tuning across the application will be interested in the premier XE package. Says Reinders: “Those people need to have these tools in their hands, and I think they’ll find great results with them.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Geospatial Data Research Leverages GPUs

August 17, 2017

MapD Technologies, the GPU-accelerated database specialist, said it is working with university researchers on leveraging graphics processors to advance geospatial analytics. The San Francisco-based company is collabor Read more…

By George Leopold

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Centers (IPCCs) has resulted in a new Big Data Center (BDC) that Read more…

By Linda Barney

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last week the cloud giant released deeplearn.js as part of that in Read more…

By John Russell

HPE Extreme Performance Solutions

Leveraging Deep Learning for Fraud Detection

Advancements in computing technologies and the expanding use of e-commerce platforms have dramatically increased the risk of fraud for financial services companies and their customers. Read more…

Spoiler Alert: Glimpse Next Week’s Solar Eclipse Via Simulation from TACC, SDSC, and NASA

August 17, 2017

Can’t wait to see next week’s solar eclipse? You can at least catch glimpses of what scientists expect it will look like. A team from Predictive Science Inc. (PSI), based in San Diego, working with Stampede2 at the Read more…

By John Russell

Microsoft Bolsters Azure With Cloud HPC Deal

August 15, 2017

Microsoft has acquired cloud computing software vendor Cycle Computing in a move designed to bring orchestration tools along with high-end computing access capabilities to the cloud. Terms of the acquisition were not disclosed. Read more…

By George Leopold

HPE Ships Supercomputer to Space Station, Final Destination Mars

August 14, 2017

With a manned mission to Mars on the horizon, the demand for space-based supercomputing is at hand. Today HPE and NASA sent the first off-the-shelf HPC system i Read more…

By Tiffany Trader

AMD EPYC Video Takes Aim at Intel’s Broadwell

August 14, 2017

Let the benchmarking begin. Last week, AMD posted a YouTube video in which one of its EPYC-based systems outperformed a ‘comparable’ Intel Broadwell-based s Read more…

By John Russell

Deep Learning Thrives in Cancer Moonshot

August 8, 2017

The U.S. War on Cancer, certainly a worthy cause, is a collection of programs stretching back more than 40 years and abiding under many banners. The latest is t Read more…

By John Russell

IBM Raises the Bar for Distributed Deep Learning

August 8, 2017

IBM is announcing today an enhancement to its PowerAI software platform aimed at facilitating the practical scaling of AI models on today’s fastest GPUs. Scal Read more…

By Tiffany Trader

IBM Storage Breakthrough Paves Way for 330TB Tape Cartridges

August 3, 2017

IBM announced yesterday a new record for magnetic tape storage that it says will keep tape storage density on a Moore's law-like path far into the next decade. Read more…

By Tiffany Trader

AMD Stuffs a Petaflops of Machine Intelligence into 20-Node Rack

August 1, 2017

With its Radeon “Vega” Instinct datacenter GPUs and EPYC “Naples” server chips entering the market this summer, AMD has positioned itself for a two-head Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

Leading Solution Providers

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This