Intel Debuts New HPC Cluster Tool Suite

By Michael Feldman

November 8, 2011

This week Intel unveiled its upmarket version of its Cluster Studio offering aimed at performance-minded MPI application developers. Called Cluster Studio XE, the jazzed-up developer suite adds Intel analysis tools to make it easier for programmers to optimize and tune codes for maximum performance. It also includes the latest compilers, runtimes, and MPI library to keep pace with the new developments in parallel programming.

Intel Cluster Studio, which used to be sold as Cluster Toolkit, includes the same set of C/C++ and Fortran compilers as Intel’s Parallel Studio product, but also comes with MPI support for HPC cluster programmers. These include Intel’s own MPI library and the Trace Analyzer and Collector. The latter is used for visualizing MPI communications and load balancing to help developers test and tune their cluster applications

In addition, Cluster Studio includes the usual Intel smorgasbord of its parallel language frameworks, including Cilk Plus, Threading Building Blocks (TBB), OpenCL, and OpenMP. The only significant tool missing in the suite is a debugger. But since the Intel tools are compatible with Rogue Waves’s TotalView debugger as well as Allinea’s DDT, developers needn’t go without.

The big additions to the XE version of Cluster studio are a couple of performance tools: VTune Amplifier XE and Inspector XE, both of which operate in the shared memory environment at the node level. One might wonder why node-level tools have been included in the cluster toolset at all, but according to James Reinders, who directs Intel’s software group, more and more cluster codes are moving toward a hybrid MPI/OpenMP (distributed/shared memory) programming model, which makes the multithreaded behavior in the node level critical to performance. Reinders says that as the compute nodes have gotten fatter, it’s more important know what’s going on inside the nodes.

The trend he’s referring to is the increasing number of cores one can obtain in single node. Using the latest x86 chips, even a standard dual-socket box can house 16 cores (32 threads) with the new Xeon E5 chip or 32 cores in the case of AMD’s Opteron 6200. And if Intel has it’s way, HPC nodes will soon come equipped with its upcoming Many Integrated Core (MIC) coprocessors, which will triple or perhaps quadruple that core count. Whether its MICs, GPUs, or just straight CPUs, core counts appear to be on an upward trajectory that will be expanding the waistline of HPC nodes for the foreseeable future. “It’s like an obesity epidemic in computers,” says Reinders.

In a nutshell, that’s the rationale for including the shared-memory tools. For example, VTune Amplifier XE, which already comes standard in the Parallel Studio XE suite, enables developers to look at thread behavior on the nodes. The tool allows them to pinpoint bottlenecks due to idle cores or non-optimal cache usage. It also finds hotspots where the code is spending large amounts of time.

The second tool included in Cluster Studio XE is Inspector XE (formerly known as Thread Checker), which, again is directed at optimized application execution on the node, in this case, checking for thread and memory correctness. Specifically, Inspector can find instances of memory leaks, race conditions and potential deadlocks. This is not so much a performance issue as one of application robustness, enabling developers to detect latent errors in the code, even when the defect is not apparent in most runtime scenarios.

Although Both VTune Amplifier and Inspector XE operate at the node level, each has been extended to work in an distributed MPI model. Essentially, the tools collect their data at the node level, but the results are aggregated and organized on based on MPI rank (process ID), which allows the developers to see the analysis in context to the overall operation of the program.

Of course, if the programmer wanted to do this type of analysis before, he could have purchased the standalone tools separately and extracted the data on a node-by-node basis. But that’s a rather painful process once you get beyond a handful of servers. According to Reinders, users wanted to visualize the behavior in these nodes as part of the whole picture across the cluster.

At the same time that nodes are getting fatter, the number of nodes is still increasing. This is reflected in the TOP500 computers’ aggregate performance, which is growing at twice the rate of Moore’s Law. To keep pace with the growth of scale-out clusters, Intel engineers have been busy tweaking their MPI library.

According to Reinders, their latest MPI library, version 4.0, can now scale beyond 90,000 processes, which is quite a bit better than was supported just a year ago. The better scaling is the result of enhancements to MPICH2, which is used as a foundation for Intel’s MPI offering, as well as some custom tuning.

Intel also claims industry-leading performance for its latest library. According to latency tests for a 96-process application running on a 8-node machine, the Intel implementation delivers better performance than other leading MPI libraries, such as Microsoft MPI 3.2, Platform MPI 8.1.1, MVAPICH 1.6, and OpenMPI 1.5.4.

The differences tended to be largest when compared to the open source OpenMPI package. In one case, the Intel implementation was 2.6 times as fast. “OpenMPI is very popular and I think a lot of users don’t understand how much performance they’re giving up by not going to one of the commercial MPI libraries,” says Reinders. Intel’s MPI library is also fabric independent, making it a popular choice with ISVs, who want to minimize the number of shipping binaries corresponding to each interconnect fabric they support.

Like all of Intel’s parallel tool suites, Cluster Studio XE is designed to work across its own multicore x86 CPU products as well as those of AMD’s. The company is now in the process of extending these tools to support manycore, and for Intel that means their upcoming Many Integrated Core (MIC) product. Reinders says almost all these tools have versions that support the MIC prototype (Knights Ferry) today, although some of the MPI tools are not as fully developed as they are for the compilers and runtimes. When they do launch the production Knights Corner MIC product a year or so from now, all of these parallel tools will support the manycore architecture in a more or less transparent fashion.

Cluster Studio XE is sold by developer seat, and is priced according to OS support: $2,849 for the Window version; $2,499 for the Linux one. Those prices are $1,000 more per seat than the vanilla Cluster Studio without the performance tools. Of course, Intel would love upsell all their customers to the XE level, but Reinders admits that not all developers will want or need this extra functionality. In general, only the performance gurus who perform code tuning across the application will be interested in the premier XE package. Says Reinders: “Those people need to have these tools in their hands, and I think they’ll find great results with them.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Cray Introduces All Flash Lustre Storage Solution Targeting HPC

June 19, 2018

Citing the rise of IOPS-intensive workflows and more affordable flash technology, Cray today introduced the L300F, a scalable all-flash storage solution whose primary use case is to support high IOPS rates to/from a scra Read more…

By John Russell

Lenovo to Debut ‘Neptune’ Cooling Technologies at ISC

June 19, 2018

Lenovo today announced a set of cooling technologies, dubbed Neptune, that include direct to node (DTN) warm water cooling, rear door heat exchanger (RDHX), and hybrid solutions that combine air and liquid cooling. Lenov Read more…

By John Russell

World Cup is Lame Compared to This Competition

June 18, 2018

So you think World Cup soccer is a big deal? While I’m sure it’s very compelling to watch a bunch of athletes kick a ball around, World Cup misses the boat because it doesn’t include teams putting together their ow Read more…

By Dan Olds

HPE Extreme Performance Solutions

HPC and AI Convergence is Accelerating New Levels of Intelligence

Data analytics is the most valuable tool in the digital marketplace – so much so that organizations are employing high performance computing (HPC) capabilities to rapidly collect, share, and analyze endless streams of data. Read more…

IBM Accelerated Insights

Banks Boost Infrastructure to Tackle GDPR

As banks become more digital and data-driven, their IT managers are challenged with fast growing data volumes and lines-of-businesses’ (LoBs’) seemingly limitless appetite for analytics. Read more…

IBM Demonstrates Deep Neural Network Training with Analog Memory Devices

June 18, 2018

From smarter, more personalized apps to seemingly-ubiquitous Google Assistant and Alexa devices, AI adoption is showing no signs of slowing down – and yet, the hardware used for AI is far from perfect. Currently, GPUs Read more…

By Oliver Peckham

Cray Introduces All Flash Lustre Storage Solution Targeting HPC

June 19, 2018

Citing the rise of IOPS-intensive workflows and more affordable flash technology, Cray today introduced the L300F, a scalable all-flash storage solution whose p Read more…

By John Russell

Sandia to Take Delivery of World’s Largest Arm System

June 18, 2018

While the enterprise remains circumspect on prospects for Arm servers in the datacenter, the leadership HPC community is taking a bolder, brighter view of the x86 server CPU alternative. Amongst current and planned Arm HPC installations – i.e., the innovative Mont-Blanc project, led by Bull/Atos, the 'Isambard’ Cray XC50 going into the University of Bristol, and commitments from both Japan and France among others -- HPE is announcing that it will be supply the United States National Nuclear Security Administration (NNSA) with a 2.3 petaflops peak Arm-based system, named Astra. Read more…

By Tiffany Trader

The Machine Learning Hype Cycle and HPC

June 14, 2018

Like many other HPC professionals I’m following the hype cycle around machine learning/deep learning with interest. I subscribe to the view that we’re probably approaching the ‘peak of inflated expectation’ but not quite yet starting the descent into the ‘trough of disillusionment. This still raises the probability that... Read more…

By Dairsie Latimer

Xiaoxiang Zhu Receives the 2018 PRACE Ada Lovelace Award for HPC

June 13, 2018

Xiaoxiang Zhu, who works for the German Aerospace Center (DLR) and Technical University of Munich (TUM), was awarded the 2018 PRACE Ada Lovelace Award for HPC for her outstanding contributions in the field of high performance computing (HPC) in Europe. Read more…

By Elizabeth Leake

U.S Considering Launch of National Quantum Initiative

June 11, 2018

Sometime this month the U.S. House Science Committee will introduce legislation to launch a 10-year National Quantum Initiative, according to a recent report by Read more…

By John Russell

ORNL Summit Supercomputer Is Officially Here

June 8, 2018

Oak Ridge National Laboratory (ORNL) together with IBM and Nvidia celebrated the official unveiling of the Department of Energy (DOE) Summit supercomputer toda Read more…

By Tiffany Trader

Exascale USA – Continuing to Move Forward

June 6, 2018

The end of May 2018, saw several important events that continue to advance the Department of Energy’s (DOE) Exascale Computing Initiative (ECI) for the United Read more…

By Alex R. Larzelere

Exascale for the Rest of Us: Exaflops Systems Capable for Industry

June 6, 2018

Enterprise advanced scale computing – or HPC in the enterprise – is an entity unto itself, situated between (and with characteristics of) conventional enter Read more…

By Doug Black

MLPerf – Will New Machine Learning Benchmark Help Propel AI Forward?

May 2, 2018

Let the AI benchmarking wars begin. Today, a diverse group from academia and industry – Google, Baidu, Intel, AMD, Harvard, and Stanford among them – releas Read more…

By John Russell

How the Cloud Is Falling Short for HPC

March 15, 2018

The last couple of years have seen cloud computing gradually build some legitimacy within the HPC world, but still the HPC industry lies far behind enterprise I Read more…

By Chris Downing

US Plans $1.8 Billion Spend on DOE Exascale Supercomputing

April 11, 2018

On Monday, the United States Department of Energy announced its intention to procure up to three exascale supercomputers at a cost of up to $1.8 billion with th Read more…

By Tiffany Trader

Deep Learning at 15 PFlops Enables Training for Extreme Weather Identification at Scale

March 19, 2018

Petaflop per second deep learning training performance on the NERSC (National Energy Research Scientific Computing Center) Cori supercomputer has given climate Read more…

By Rob Farber

Lenovo Unveils Warm Water Cooled ThinkSystem SD650 in Rampup to LRZ Install

February 22, 2018

This week Lenovo took the wraps off the ThinkSystem SD650 high-density server with third-generation direct water cooling technology developed in tandem with par Read more…

By Tiffany Trader

ORNL Summit Supercomputer Is Officially Here

June 8, 2018

Oak Ridge National Laboratory (ORNL) together with IBM and Nvidia celebrated the official unveiling of the Department of Energy (DOE) Summit supercomputer toda Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

HPE Wins $57 Million DoD Supercomputing Contract

February 20, 2018

Hewlett Packard Enterprise (HPE) today revealed details of its massive $57 million HPC contract with the U.S. Department of Defense (DoD). The deal calls for HP Read more…

By Tiffany Trader

Leading Solution Providers

SC17 Booth Video Tours Playlist

Altair @ SC17


AMD @ SC17


ASRock Rack @ SC17

ASRock Rack



DDN Storage @ SC17

DDN Storage

Huawei @ SC17


IBM @ SC17


IBM Power Systems @ SC17

IBM Power Systems

Intel @ SC17


Lenovo @ SC17


Mellanox Technologies @ SC17

Mellanox Technologies

Microsoft @ SC17


Penguin Computing @ SC17

Penguin Computing

Pure Storage @ SC17

Pure Storage

Supericro @ SC17


Tyan @ SC17


Univa @ SC17


Hennessy & Patterson: A New Golden Age for Computer Architecture

April 17, 2018

On Monday June 4, 2018, 2017 A.M. Turing Award Winners John L. Hennessy and David A. Patterson will deliver the Turing Lecture at the 45th International Sympo Read more…

By Staff

Google Chases Quantum Supremacy with 72-Qubit Processor

March 7, 2018

Google pulled ahead of the pack this week in the race toward "quantum supremacy," with the introduction of a new 72-qubit quantum processor called Bristlecone. Read more…

By Tiffany Trader

Google I/O 2018: AI Everywhere; TPU 3.0 Delivers 100+ Petaflops but Requires Liquid Cooling

May 9, 2018

All things AI dominated discussion at yesterday’s opening of Google’s I/O 2018 developers meeting covering much of Google's near-term product roadmap. The e Read more…

By John Russell

Nvidia Ups Hardware Game with 16-GPU DGX-2 Server and 18-Port NVSwitch

March 27, 2018

Nvidia unveiled a raft of new products from its annual technology conference in San Jose today, and despite not offering up a new chip architecture, there were still a few surprises in store for HPC hardware aficionados. Read more…

By Tiffany Trader

Pattern Computer – Startup Claims Breakthrough in ‘Pattern Discovery’ Technology

May 23, 2018

If it weren’t for the heavy-hitter technology team behind start-up Pattern Computer, which emerged from stealth today in a live-streamed event from San Franci Read more…

By John Russell

Part One: Deep Dive into 2018 Trends in Life Sciences HPC

March 1, 2018

Life sciences is an interesting lens through which to see HPC. It is perhaps not an obvious choice, given life sciences’ relative newness as a heavy user of H Read more…

By John Russell

Intel Pledges First Commercial Nervana Product ‘Spring Crest’ in 2019

May 24, 2018

At its AI developer conference in San Francisco yesterday, Intel embraced a holistic approach to AI and showed off a broad AI portfolio that includes Xeon processors, Movidius technologies, FPGAs and Intel’s Nervana Neural Network Processors (NNPs), based on the technology it acquired in 2016. Read more…

By Tiffany Trader

Google Charts Two-Dimensional Quantum Course

April 26, 2018

Quantum error correction, essential for achieving universal fault-tolerant quantum computation, is one of the main challenges of the quantum computing field and it’s top of mind for Google’s John Martinis. At a presentation last week at the HPC User Forum in Tucson, Martinis, one of the world's foremost experts in quantum computing, emphasized... Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This