Ethernet Innovations Take Aim at HPC

By Nicole Hemsoth

November 15, 2011

Formed in 2006, the Ethernet Alliance is the non-profit industry group dedicated to advancing Ethernet technology via initiatives aimed at improving interoperability and network performance. The original focus of the group was on bringing Ethernet into the mainstream, but the Ethernet Alliance has since moved forward to encourage the development of new Ethernet technologies in the face of skyrocketing demand for bandwidth.

John D’Ambrosia, chair of the Ethernet Alliance weighed in on the focus of the Ethernet Alliance at SC11, expanding on their interoperability goals and describing the overall role of Ethernet technologies in HPC.

HPCwire: What is the Ethernet Alliance demo showcasing at SC11?

John D’Ambrosia: The Ethernet Alliance is hosting an integrated, multi-vendor demo at SC11 showcasing Ethernet as the optimal solution for all datacenter needs. Ethernet, with its broad family of solutions and its roadmap to ever-higher speeds, is that protocol.

The demo highlights Ethernet’s capacity for seamless interoperability and highlights dependable, high-performance, low-cost solutions like 10GBASE-T, as well as advancements like 40 Gigabit Ethernet (40 GbE). Data center architects can continue to rely on Ethernet, and look to enhanced and emerging Ethernet transport technologies to achieve their ultimate goals.

The display further demonstrates 40 GbE as the next throughput and bandwidth stepping stone for data center applications, which inherently will establish the future upgrade path to 100 Gigabit Ethernet (100 GbE).

HPCwire: What Ethernet technologies are gaining in importance in HPC?

D’Ambrosia: There are several important technologies beginning to take hold in the HPC space. For example, RDMA over Converged Ethernet (RoCE) is a relatively new but promising transport that continues to gain traction in today’s datacenters.

Internet Wide Area RDMA Protocol (iWARP) is a proven remote direct memory access (RDMA) over Ethernet that has been ratified by the Internet Engineering Task Force (IETF). Providing cloud-ready transport with several large clusters scaled to thousands of nodes already in use, it negates the use of esoteric, risky networking and storage technologies requiring a complex amalgamation of routers, gateways, switches, software, and expertise to make HPC clusters excel.

Before the ratification of Data Center Bridging (DCB) in 2010, most datacenters have relied on Fiber Channel (FC) for lossless storage environments that could be used with confidence. With the advent of DCB, Fiber Channel over Ethernet (FCoE) has become a reality – enterprise datacenter architects can leverage current Fiber Channel investments while capitalizing on greater freedom of choice. It is now possible to migrate to increasingly popular Ethernet SAN and NAS file systems, yet maintain the lossless environment required for storage. Furthermore, with today’s ratified Ethernet-based iSCSI and FCoE storage transports, datacenter architects can now choose from a diverse array of interoperable, standard-based vendors.

10GBASE-T illustrates one of Ethernet’s solutions to deploying higher speeds for even conventional IT LAN solutions. Furthermore Ethernet, with its 40GbE and 100GbE families, is keeping apace of the continuing evolution of the PCIe bus on the motherboard, thus enabling 40 GbE and 100 GbE-based servers in the future.

HPCwire: Why interoperability is so important?

D’Ambrosia: Interoperability is critical not only because it offers consumers the ability to find solutions that best fit their needs, but also minimizes the threat of being locked into a single vendor or proprietary technology – undesirable situations for a myriad of reasons.

Proprietary, non-standard based technologies can trap users into a one-dimensional world where there are few choices outside of the chosen proprietary standard and an inability to change to a new one better fitting evolving datacenter needs. Choosing an Ethernet solution enables selecting product offerings from multiple vendors. 

HPCwire: Can you describe the migration path in HPC applications?

D’Ambrosia: In particular to HPC computational clusters, Ethernet has numerous advantages and unparalleled flexibility that suit Supercomputing well both today and far into the future.

As previously mentioned, iWARP is well-established, cloud-ready, supported by multiple chip vendors, and has several large node cluster use cases. The newly formed RoCE protocol also allows InfiniBand users to easily migrate to Ethernet, casting off the need for special switches and gateways required when using multiple protocols.  

HPCwire: What’s the most important take-away today about Ethernet for anyone in HPC? Where do you see it going in the future?

D’Ambrosia: The most important take away by far is that Ethernet, while being more than 40 years old when developed by Xerox PARC in Palo Alto, CA, is continually evolving and adapting as the mainstay for everyone’s networking needs.

The current Ethernet roadmap leads from 1G LAN on Motherboard (LOM) to 10, 40, and 100GbE.  It is a real world-tested and proven, ubiquitous protocol capable of meeting both current and future networking needs ranging from Supercomputing down to consumer LANs. Additionally, Ethernet’s ability to adapt to new and future DC needs negates costly investments – such as new equipment, software, and acquiring needed expertise – into new technologies. And with its unique range of application, from supercomputers to home networks, Ethernet’s technology superiority remains unmatched.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This