Startup Aims to Bring Parallel Applications to the Masses

By Nicole Hemsoth

November 16, 2011

There are a number of young companies at SC11 this week, debuting novel technologies. One of them, Advanced Cluster Systems (ACS), recently launched its first software product, with the rather bold name of Supercomputing Engine Technology (SET). It promises one of the Holy Grails of HPC: to turn sequential applications into parallel ones.

HPCwire got the opportunity to ask ACS founder and CEO Zvi Tannenbaum and, ACS CTO Dean Dauger about the product and the underlying technology.

HPCwire: How did Advanced Cluster Systems start out?

Zvi Tannenbaum: ACS was established in November 2004. At that time, ACS’s mission was to expedite scientific processes for a particular finance company utilizing Wolfram Research gridMathematica. While working on solutions, I realized how hard it is to do (Parallel Mathematica is grid-based, not supercomputing-based), and the great expense of software licenses, especially considering that the technology did not take advantage of all available resources (I.e., Mathematica utilized only half the cores available). I followed up with Wolfram, who explained that their software was not built to take advantage of multicore processors.
 
In late 2006, I contacted Dr. Dean Dauger, a world-renowned supercomputing expert who developed the easy-to-use patented Pooch clustering software, and explained to him my idea to attach Mathematica kernels to his Pooch clustering solution to give supercomputing-like all-to-all connectivity to Mathematica kernels. Dr. Dauger finished this project in one month, practically turning Mathematica into a supercomputing application, without changing a single line of its source code — Mathematica is a proprietary software.

Once we finished the project, Dr. Dauger and I realized that we came upon something much bigger than just parallelizing Mathematica. We took a modular sequential code like Mathematica and provided it with supercomputer-like parallelism. We then continued our development and created SET.
 
ACS recently acquired the patented Pooch clustering technology from Dr. Dauger, who has joined ACS as an owner. ACS today holds the rights to three patents: two regarding easy-to-use clustering — the Pooch technologies– and the third regarding the recently granted SET patent. And ACS has other patents still pending, so more on the way!
 
HPCwire: Dean, can you tell us what the Supercomputing Engine Technology does and how it works?

Dean Dauger: SET applies the parallel computing paradigm of distributed-memory MPI, proven over the last twenty years to achieve efficient parallelism from multicore to clusters to clouds and supercomputers. However it has three defining differences from MPI.

The first is that it provides a support architecture and framework that covers common parallel computing patterns. Beyond simply message-passing patterns, SET “owns” the data to be manipulated across the parallel computer so that SET can organize and rearrange the data as needed for the parallel computing pattern. SET supports parallel data structures, such as partitioning with guard cells and element management, and parallel execution patterns, such as divide-and-conquer array generation, common to many parallel codes, including MPI codes.

Because that support has never made it into MPI itself, every writer for MPI has had to rewrite the same parallel data structure and execution again and again. SET makes parallel code writing easier by writing that once and not requiring users to debug that part of the code.

The second defining difference from MPI is that it has the application organized into a “Front End” and “Back End”, with distinct purposes. The Front End is the “captain” of the application, directing the entire application and making global decisions, much like the main function or main loop of a code. The Back End does the grunt work, the raw and low-level calculations.

SET is the bridge between the Front End and the Back End, but that division allows SET to organize the work performed by the many Back End codes as appropriate for parallelism. In particular, SET runs many Back End codes simultaneously, allowing the writer of the Back End code, because by definition it simply does its own chunk work on its chunk of data, to not have to think about parallelism.

The third is that the result is a parallel computing approach that is much easier to use for application developers. As much as possible, the details of parallel computing is handled by SET, whether it be data or execution management across the cluster. The application-specific pieces are in the Front End, which defines the high-level execution of the parallel application, and the Back End, where the low-level calculations are actually performed.

I personally enjoy MPI, but I’ve encountered many with parallel computing needs that see MPI as too much like assembly language. We designed SET with the scope necessary to cover parallel computing details while enabling the application writer to think sequentially as much as possible.
 
HPCwire: What types of dependencies does SET have on the underlying platform — OS, software stack, hardware, and so on?

Dauger: Fundamentally, SET needs a parallel system with some equivalent of MPI_Irecv, MPI_Isend, and MPI_Test, plus the usual metrics of the system (rank and size). This makes it possible to port SET to shared-memory as well as standard MPI systems.

At present implementation of SET runs on all the major Unix-compatible platforms. We’ve run it on OS X and 64-bit Linux clusters as well as larger systems like SGI. As ACS’s resources allows, we will expand SET to other OS’s.
 
HPCwire: How would a sequential program need to be modified so that it could tap into the SET technology?

Dauger: The application would be organized into a “Front End” and “Back End”: The Front End is the “captain” of the application, directing the entire application and making global decisions, like the main loop I mentioned before. The Front End is also where the user-interface, if any, resides.

The Back End does the grunt work, the raw and low-level calculations. Any modern modular code should be able to be factored relatively easily this way, as it is an excellent and well-accepted approach for reusing code between projects.

HPCwire: How long would this typically take?

Dauger: Factoring the application into the Front End and Back End should be straightforward for a modular or other modern, well-organized application. After that one adds “glue code” between SET and the Front End and SET and the Back End, which typically consists of wrapper calls or minor replacements. Then there’s testing and optimization. Most projects using conventional approaches allows a year to accomplish this. With SET this can take under a month.

HPCwire: How well does the technology scale in the multicore, multiprocessor, and multi-server dimensions?

Dauger: Since the underlying paradigm is that of distributed-memory MPI, it scales almost as well as distributed-memory MPI on all parallel computing implementations. Where SET might do poorly is also where other parallel approaches do poorly, such when communication time is far greater than the computation size. The purpose of SET is to make it much easier for the software writer to quickly produce an application that can achieve scale.

HPCwire: Compared to a hand-coded MPI application, how well does SET perform?

Dauger: The SET approach has produced codes that scale almost as well as traditional hand-coded MPI applications. In some cases the results are indistinguishable from what is accomplished via MPI.
 
HPCwire: Has the SET technology been applied to any real-world codes?

Dauger: The first major proof-of-concept is SET’s application to Wolfram Research’s Mathematica. Mathematica is a very large application, millions of lines of code. The usual approaches would have taken a year, probably longer. Applying our SET to Mathematica took only one man-month, and yet it is able to scale far better than any other solution using Mathematica. That is now a product named Supercomputing Engine for Mathematica. Notably, because Mathematica is well modularized, we didn’t even need to look at Mathematica’s source code.
 
HPCwire: Zvi, what’s the company’s business model?

Tannenbaum: The primary sales strategy for Advanced Cluster Systems is to execute on a reseller channel program to leverage ACS by creating independent contractor relationships with value-added resellers — resellers or VARs — and solution providers. This will enable ACS to deploy a sales team with varied industry expertise, existing relationships with prospective customers and worldwide sales coverage without the fixed expense of hiring a direct sales force beyond a Director of sales/reseller channel manager.

HPCwire: What’s the next step for Advanced Cluster Systems?

Tannenbaum: ACS is a very small company and the next step is to cultivate its technology while remaining focused on our plans and avoiding pitfalls that can stop a tech-company’s growth in its tracks. In addition to continued development and executing plans to implement our Reseller Channel Program, we are working with major hardware companies to get SET exposure. We are currently working with an American VAR to distribute an upcoming SET-based enhancement to a scientific software product, and we are talking with cloud service providers.

We also have established our presence in Europe with Daresbury Labs and a British solution provider on site. We realize that a good reseller channel program must have a good marketing program to support it, and we are pursuing that course as well. We are also revising our business plan to prepare for external funding to achieve our goals and continue controlled and consistent growth.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Talk to Me: Nvidia Claims NLP Inference, Training Records

August 15, 2019

Nvidia says it’s achieved significant advances in conversation natural language processing (NLP) training and inference, enabling more complex, immediate-response interchanges between customers and chatbots. And the co Read more…

By Doug Black

Trump Administration and NIST Issue AI Standards Development Plan

August 14, 2019

Efforts to develop AI are gathering steam fast. On Monday, the White House issued a federal plan to help develop technical standards for AI following up on a mandate contained in the Administration’s AI Executive Order Read more…

By John Russell

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a good understanding of the early universe, its fate billions Read more…

By Rob Johnson

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Cloudy with a Chance of Mainframes

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

Rapid rates of change sometimes result in unexpected bedfellows. Read more…

Argonne Supercomputer Accelerates Cancer Prediction Research

August 13, 2019

In the fight against cancer, early prediction, which drastically improves prognoses, is critical. Now, new research by a team from Northwestern University – and accelerated by supercomputing resources at Argonne Nation Read more…

By Oliver Peckham

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

Building Diversity and Broader Engagement in the HPC Community

August 7, 2019

Increasing diversity and inclusion in HPC is a community-building effort. Representation of both issues and individuals matters - the more people see HPC in a w Read more…

By AJ Lauer

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

Upcoming NSF Cyberinfrastructure Projects to Support ‘Long-Tail’ Users, AI and Big Data

August 5, 2019

The National Science Foundation is well positioned to support national priorities, as new NSF-funded HPC systems to come online in the upcoming year promise to Read more…

By Ken Chiacchia, Pittsburgh Supercomputing Center/XSEDE

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

In Wake of Nvidia-Mellanox: Xilinx to Acquire Solarflare

April 25, 2019

With echoes of Nvidia’s recent acquisition of Mellanox, FPGA maker Xilinx has announced a definitive agreement to acquire Solarflare Communications, provider Read more…

By Doug Black

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This