Startup Aims to Bring Parallel Applications to the Masses

By Nicole Hemsoth

November 16, 2011

There are a number of young companies at SC11 this week, debuting novel technologies. One of them, Advanced Cluster Systems (ACS), recently launched its first software product, with the rather bold name of Supercomputing Engine Technology (SET). It promises one of the Holy Grails of HPC: to turn sequential applications into parallel ones.

HPCwire got the opportunity to ask ACS founder and CEO Zvi Tannenbaum and, ACS CTO Dean Dauger about the product and the underlying technology.

HPCwire: How did Advanced Cluster Systems start out?

Zvi Tannenbaum: ACS was established in November 2004. At that time, ACS’s mission was to expedite scientific processes for a particular finance company utilizing Wolfram Research gridMathematica. While working on solutions, I realized how hard it is to do (Parallel Mathematica is grid-based, not supercomputing-based), and the great expense of software licenses, especially considering that the technology did not take advantage of all available resources (I.e., Mathematica utilized only half the cores available). I followed up with Wolfram, who explained that their software was not built to take advantage of multicore processors.
 
In late 2006, I contacted Dr. Dean Dauger, a world-renowned supercomputing expert who developed the easy-to-use patented Pooch clustering software, and explained to him my idea to attach Mathematica kernels to his Pooch clustering solution to give supercomputing-like all-to-all connectivity to Mathematica kernels. Dr. Dauger finished this project in one month, practically turning Mathematica into a supercomputing application, without changing a single line of its source code — Mathematica is a proprietary software.

Once we finished the project, Dr. Dauger and I realized that we came upon something much bigger than just parallelizing Mathematica. We took a modular sequential code like Mathematica and provided it with supercomputer-like parallelism. We then continued our development and created SET.
 
ACS recently acquired the patented Pooch clustering technology from Dr. Dauger, who has joined ACS as an owner. ACS today holds the rights to three patents: two regarding easy-to-use clustering — the Pooch technologies– and the third regarding the recently granted SET patent. And ACS has other patents still pending, so more on the way!
 
HPCwire: Dean, can you tell us what the Supercomputing Engine Technology does and how it works?

Dean Dauger: SET applies the parallel computing paradigm of distributed-memory MPI, proven over the last twenty years to achieve efficient parallelism from multicore to clusters to clouds and supercomputers. However it has three defining differences from MPI.

The first is that it provides a support architecture and framework that covers common parallel computing patterns. Beyond simply message-passing patterns, SET “owns” the data to be manipulated across the parallel computer so that SET can organize and rearrange the data as needed for the parallel computing pattern. SET supports parallel data structures, such as partitioning with guard cells and element management, and parallel execution patterns, such as divide-and-conquer array generation, common to many parallel codes, including MPI codes.

Because that support has never made it into MPI itself, every writer for MPI has had to rewrite the same parallel data structure and execution again and again. SET makes parallel code writing easier by writing that once and not requiring users to debug that part of the code.

The second defining difference from MPI is that it has the application organized into a “Front End” and “Back End”, with distinct purposes. The Front End is the “captain” of the application, directing the entire application and making global decisions, much like the main function or main loop of a code. The Back End does the grunt work, the raw and low-level calculations.

SET is the bridge between the Front End and the Back End, but that division allows SET to organize the work performed by the many Back End codes as appropriate for parallelism. In particular, SET runs many Back End codes simultaneously, allowing the writer of the Back End code, because by definition it simply does its own chunk work on its chunk of data, to not have to think about parallelism.

The third is that the result is a parallel computing approach that is much easier to use for application developers. As much as possible, the details of parallel computing is handled by SET, whether it be data or execution management across the cluster. The application-specific pieces are in the Front End, which defines the high-level execution of the parallel application, and the Back End, where the low-level calculations are actually performed.

I personally enjoy MPI, but I’ve encountered many with parallel computing needs that see MPI as too much like assembly language. We designed SET with the scope necessary to cover parallel computing details while enabling the application writer to think sequentially as much as possible.
 
HPCwire: What types of dependencies does SET have on the underlying platform — OS, software stack, hardware, and so on?

Dauger: Fundamentally, SET needs a parallel system with some equivalent of MPI_Irecv, MPI_Isend, and MPI_Test, plus the usual metrics of the system (rank and size). This makes it possible to port SET to shared-memory as well as standard MPI systems.

At present implementation of SET runs on all the major Unix-compatible platforms. We’ve run it on OS X and 64-bit Linux clusters as well as larger systems like SGI. As ACS’s resources allows, we will expand SET to other OS’s.
 
HPCwire: How would a sequential program need to be modified so that it could tap into the SET technology?

Dauger: The application would be organized into a “Front End” and “Back End”: The Front End is the “captain” of the application, directing the entire application and making global decisions, like the main loop I mentioned before. The Front End is also where the user-interface, if any, resides.

The Back End does the grunt work, the raw and low-level calculations. Any modern modular code should be able to be factored relatively easily this way, as it is an excellent and well-accepted approach for reusing code between projects.

HPCwire: How long would this typically take?

Dauger: Factoring the application into the Front End and Back End should be straightforward for a modular or other modern, well-organized application. After that one adds “glue code” between SET and the Front End and SET and the Back End, which typically consists of wrapper calls or minor replacements. Then there’s testing and optimization. Most projects using conventional approaches allows a year to accomplish this. With SET this can take under a month.

HPCwire: How well does the technology scale in the multicore, multiprocessor, and multi-server dimensions?

Dauger: Since the underlying paradigm is that of distributed-memory MPI, it scales almost as well as distributed-memory MPI on all parallel computing implementations. Where SET might do poorly is also where other parallel approaches do poorly, such when communication time is far greater than the computation size. The purpose of SET is to make it much easier for the software writer to quickly produce an application that can achieve scale.

HPCwire: Compared to a hand-coded MPI application, how well does SET perform?

Dauger: The SET approach has produced codes that scale almost as well as traditional hand-coded MPI applications. In some cases the results are indistinguishable from what is accomplished via MPI.
 
HPCwire: Has the SET technology been applied to any real-world codes?

Dauger: The first major proof-of-concept is SET’s application to Wolfram Research’s Mathematica. Mathematica is a very large application, millions of lines of code. The usual approaches would have taken a year, probably longer. Applying our SET to Mathematica took only one man-month, and yet it is able to scale far better than any other solution using Mathematica. That is now a product named Supercomputing Engine for Mathematica. Notably, because Mathematica is well modularized, we didn’t even need to look at Mathematica’s source code.
 
HPCwire: Zvi, what’s the company’s business model?

Tannenbaum: The primary sales strategy for Advanced Cluster Systems is to execute on a reseller channel program to leverage ACS by creating independent contractor relationships with value-added resellers — resellers or VARs — and solution providers. This will enable ACS to deploy a sales team with varied industry expertise, existing relationships with prospective customers and worldwide sales coverage without the fixed expense of hiring a direct sales force beyond a Director of sales/reseller channel manager.

HPCwire: What’s the next step for Advanced Cluster Systems?

Tannenbaum: ACS is a very small company and the next step is to cultivate its technology while remaining focused on our plans and avoiding pitfalls that can stop a tech-company’s growth in its tracks. In addition to continued development and executing plans to implement our Reseller Channel Program, we are working with major hardware companies to get SET exposure. We are currently working with an American VAR to distribute an upcoming SET-based enhancement to a scientific software product, and we are talking with cloud service providers.

We also have established our presence in Europe with Daresbury Labs and a British solution provider on site. We realize that a good reseller channel program must have a good marketing program to support it, and we are pursuing that course as well. We are also revising our business plan to prepare for external funding to achieve our goals and continue controlled and consistent growth.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Samsung and a number of other corporations to its IBM Q Net Read more…

By Tiffany Trader

TACC Researchers Test AI Traffic Monitoring Tool in Austin

December 13, 2017

Traffic jams and mishaps are often painful and sometimes dangerous facts of life. At this week’s IEEE International Conference on Big Data being held in Boston, researchers from TACC and colleagues will present a new Read more…

By HPCwire Staff

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in what has become an overwhelmingly two-socket landscape in the d Read more…

By John Russell

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as several tech giants jockey to establish a pole position in the race toward commercialization of quantum. This week, Microsoft took the next step in Read more…

By Tiffany Trader

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Read more…

By Tiffany Trader

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as several tech giants jockey to establish a pole position in the race toward commercializ Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This