Integrated Photonics Coming of Age

By Nicole Hemsoth

November 17, 2011

Thanks to Moore’s Law and advances in silicon photonic fabrication, over the past 10 years more and more photonic components are being integrated onto chips. Such integration will present an opportunity for hardware engineers to reconsider basic computer designs.

That topic is the theme of a Disruptive Technology session at SC11 on Thursday, conducted by Keren Bergman of Columbia University and Nadya Bliss of MIT Lincoln Laboratory. In conjunction with photonic research at their respective organizations, Bergen and Bliss are working on the DARPA POEM Program (Photonically Optimized Embedded Microprocessor) led by Dr. Jagdeep Shah.

MIT Lincoln Laboratory’s role in the effort is to consider potential impact of silicon photonics on both applications and architectures. They are considering this problem both top down (i.e., what are the key application drivers that would benefit from or need performance advantage that photonic interconnects could provide) and bottom up (i.e., what possible architectural changes can be motivated by availability of photonic interconnects both on-chip and to memory).

At Columbia they have been developing an extensive suite of design tools for creating optically interconnected networks-on-chip that are physical layer accurate. This is the basis for their architectural design exploration and validation that the photonic technologies will function as intended.

Prior to their SC11 session, HPCwire asked Bergen and Bliss to discuss the technology issues surrounding integrated photonics and how it could impact computer systems, including HPC machines.

HPCwire: Where are photonic technologies deployed today and what are the main impacts it has had on computing to date?

Keren Bergman: Optical interconnects have historically been used in the longer distance connectivity of HPC systems to storage area networks. With increased bandwidth requirements optical links have been used for inter-rack cluster communications significantly reducing cabling congestion.

Current HPC systems with vastly increased parallelism have accelerated the need for communications bandwidth and driven optical interconnects further into backplane, even placing photonic technologies within the router package in the most advanced systems. Active cables have come into widespread use between racks. At modern 5 to 10 gigabits per second data rates, electrical cables don’t have adequate reach for this application in an HPC, and are far too bulky.

HPCwire: What is the current status of on-chip silicon photonics technology? What are some of the different approaches being explored?

Bergman: There has been significant progress in creating the key silicon photonics device components, however large scale monolithic integration with electrical circuitry in CMOS compatible processes remains a major challenge. Several schemes are currently under development for the integration of silicon photonic components with microelectronic components — both the transmitter and receiver circuits, and the microprocessor or memory components that will utilize the optical links.

The major approaches explored include front-end of CMOS line (FEOL) integration for building modulator and photodetector photonic circuitry and low-temperature processing where optical devices can be monolithically integrated with the metallization levels of the chip as a back-end of line (BEOL) fabrication step. The first use of silicon photonics utilizing some of these approaches appears to be in a module-based technology for the active optical cable market.

VCSEL-based optical modules are perhaps the most widely used technology today. Recent efforts have focused on approaches of directly integrating VCSELs onto the chip package.

HPCwire: How much better is on-chip silicon photonics compared to today’s copper interconnects?

Bergman: On-chip silicon photonic is a potentially disruptive communications platform for building high performance computing systems. Immense bandwidth densities are enabled by the low-loss single mode silicon photonic interconnect which can propagate numerous high bitrate — 40 to 100 gigabit per second — signals in dense WDM, corresponding to terabits per second in a single waveguide.

Furthermore, unlike electronic routing circuitry which requires individual switching elements for each data channel, a single broadband photonic switching element can route multiple high-bandwidth optical channels for the equivalent power of switching a single channel. The optical interconnect can therefore enable extremely high-bandwidth, low-latency end-to-end data transmission from on-chip to off-chip and potentially across the system without the need for power consuming repeaters, buffers, and regenerators.

Combining the power advantage with the bandwidth advantage could yield approximately an order of magnitude communication performance improvement over today’s interconnects — say 10 to 20x better.

HPCwire: How do you see on-chip silicon photonics changing processor, memory, and motherboard designs?

Nadya Bliss: This is exactly the right question to ask. While alone the bandwidth and energy efficiency improvements are significant, the true power of integrated silicon photonics can be demonstrated by considering new architectures and instruction sets. The physical and performance characteristics of silicon photonics enable consideration of new network architectures, new memory hierarchies such as flatter, fewer levels of cache, and pushing parallelism into the hardware.

All of the current computer architecture trends point to multicore systems, with increasing number of cores on chip. Photonic interconnects have the potential to both balance the compute capability of emerging multicore and simplify the programming model by enabling balanced communication.

Realizing these potential benefits in future commercial systems will require significant advancements in high density, low cost optical packaging technology that can meet the reliability challenges.

HPCwire: What will be the impact on system software: the operating system, compilers, communication libraries, etc.?

Bliss: While any new technology has the potential to require new compilers, libraries, etc, the current multicore platforms and the on-chip and to-memory communication challenges are requiring a re-evaluation of programming models. New programming models are emerging that improve programmability, reducing the burden on the programmer, while also allowing the users to increase parallel efficiency of computation. Better communication/computation balance and pushing parallelism closer to the hardware has the potential of simplifying programming models and therefore associated compilers and libraries.

HPCwire: Will applications have to change to take advantage of on-chip photonics?

Bliss: I don’t think applications have to change per se, but new capabilities can be enabled, for example: more complex algorithms can be implemented in smaller form factors.

HPCwire: When do you think we can expect to see on-chip photonics makes its way into commercial silicon?

Bliss: Given the existing research efforts and pending successful demonstrations of both technologies and application capabilities, it is possible to imagine that this would happen over the next 5 to 10 years. To be honest, if it doesn’t, the programmability and performance challenges will continue to get worse and we will see decreased performance scaling in the near future.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

AI in the News: Rao in at Intel, Ng out at Baidu, Nvidia on at Tencent Cloud

March 26, 2017

Just as AI has become the leitmotif of the advanced scale computing market, infusing much of the conversation about HPC in commercial and industrial spheres, it also is impacting high-level management changes in the industry. Read more…

By Doug Black

Scalable Informatics Ceases Operations

March 23, 2017

On the same day we reported on the uncertain future for HPC compiler company PathScale, we are sad to learn that another HPC vendor, Scalable Informatics, is closing its doors. Read more…

By Tiffany Trader

‘Strategies in Biomedical Data Science’ Advances IT-Research Synergies

March 23, 2017

“Strategies in Biomedical Data Science: Driving Force for Innovation” by Jay A. Etchings is both an introductory text and a field guide for anyone working with biomedical data. Read more…

By Tiffany Trader

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HFT Firms Turn to Co-Location to Gain Competitive Advantage

High-frequency trading (HFT) is a high-speed, high-stakes world where every millisecond matters. Finding ways to execute trades faster than the competition translates directly to greater revenue for firms, brokerages, and exchanges. Read more…

Google Launches New Machine Learning Journal

March 22, 2017

On Monday, Google announced plans to launch a new peer review journal and “ecosystem” Read more…

By John Russell

Swiss Researchers Peer Inside Chips with Improved X-Ray Imaging

March 22, 2017

Peering inside semiconductor chips using x-ray imaging isn’t new, but the technique hasn’t been especially good or easy to accomplish. Read more…

By John Russell

LANL Simulation Shows Massive Black Holes Break ‘Speed Limit’

March 21, 2017

A new computer simulation based on codes developed at Los Alamos National Laboratory (LANL) is shedding light on how supermassive black holes could have formed in the early universe contrary to most prior models which impose a limit on how fast these massive ‘objects’ can form. Read more…

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

New Japanese Supercomputing Project Targets Exascale

March 14, 2017

Another Japanese supercomputing project was revealed this week, this one from emerging supercomputer maker, ExaScaler Inc., and Keio University. The partners are working on an original supercomputer design with exascale aspirations. Read more…

By Tiffany Trader

Nvidia Debuts HGX-1 for Cloud; Announces Fujitsu AI Deal

March 9, 2017

On Monday Nvidia announced a major deal with Fujitsu to help build an AI supercomputer for RIKEN using 24 DGX-1 servers. Read more…

By John Russell

HPC4Mfg Advances State-of-the-Art for American Manufacturing

March 9, 2017

Last Friday (March 3, 2017), the High Performance Computing for Manufacturing (HPC4Mfg) program held an industry engagement day workshop in San Diego, bringing together members of the US manufacturing community, national laboratories and universities to discuss the role of high-performance computing as an innovation engine for American manufacturing. Read more…

By Tiffany Trader

For IBM/OpenPOWER: Success in 2017 = (Volume) Sales

January 11, 2017

To a large degree IBM and the OpenPOWER Foundation have done what they said they would – assembling a substantial and growing ecosystem and bringing Power-based products to market, all in about three years. Read more…

By John Russell

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a new board design for NVLink-equipped Pascal P100 GPUs that will create another entrant to the space currently occupied by Nvidia's DGX-1 system, IBM's "Minsky" platform and the Supermicro SuperServer (1028GQ-TXR). Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which will be Japan’s “fastest AI supercomputer,” Read more…

By Tiffany Trader

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular offerings such as Caffe, Theano, and Torch. Read more…

By John Russell

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling was pretty much the exclusive realm of the Cray-2 and IBM mainframe class products. That’s changing. We are now seeing an emergence of x86 class server products with exotic plumbing technology ranging from Direct-to-Chip to servers and storage completely immersed in a dielectric fluid. Read more…

By Steve Campbell

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. Read more…

By John Russell

BioTeam’s Berman Charts 2017 HPC Trends in Life Sciences

January 4, 2017

Twenty years ago high performance computing was nearly absent from life sciences. Today it’s used throughout life sciences and biomedical research. Genomics and the data deluge from modern lab instruments are the main drivers, but so is the longer-term desire to perform predictive simulation in support of Precision Medicine (PM). There’s even a specialized life sciences supercomputer, ‘Anton’ from D.E. Shaw Research, and the Pittsburgh Supercomputing Center is standing up its second Anton 2 and actively soliciting project proposals. There’s a lot going on. Read more…

By John Russell

Leading Solution Providers

HPC Startup Advances Auto-Parallelization’s Promise

January 23, 2017

The shift from single core to multicore hardware has made finding parallelism in codes more important than ever, but that hasn’t made the task of parallel programming any easier. Read more…

By Tiffany Trader

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu’s Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural network training and now they are sharing their implementation with the larger deep learning community. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

IDG to Be Bought by Chinese Investors; IDC to Spin Out HPC Group

January 19, 2017

US-based publishing and investment firm International Data Group, Inc. (IDG) will be acquired by a pair of Chinese investors, China Oceanwide Holdings Group Co., Ltd. Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Intel and Trump Announce $7B for Fab 42 Targeting 7nm

February 8, 2017

In what may be an attempt by President Trump to reset his turbulent relationship with the high tech industry, he and Intel CEO Brian Krzanich today announced plans to invest more than $7 billion to complete Fab 42. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This