Integrated Photonics Coming of Age

By Nicole Hemsoth

November 17, 2011

Thanks to Moore’s Law and advances in silicon photonic fabrication, over the past 10 years more and more photonic components are being integrated onto chips. Such integration will present an opportunity for hardware engineers to reconsider basic computer designs.

That topic is the theme of a Disruptive Technology session at SC11 on Thursday, conducted by Keren Bergman of Columbia University and Nadya Bliss of MIT Lincoln Laboratory. In conjunction with photonic research at their respective organizations, Bergen and Bliss are working on the DARPA POEM Program (Photonically Optimized Embedded Microprocessor) led by Dr. Jagdeep Shah.

MIT Lincoln Laboratory’s role in the effort is to consider potential impact of silicon photonics on both applications and architectures. They are considering this problem both top down (i.e., what are the key application drivers that would benefit from or need performance advantage that photonic interconnects could provide) and bottom up (i.e., what possible architectural changes can be motivated by availability of photonic interconnects both on-chip and to memory).

At Columbia they have been developing an extensive suite of design tools for creating optically interconnected networks-on-chip that are physical layer accurate. This is the basis for their architectural design exploration and validation that the photonic technologies will function as intended.

Prior to their SC11 session, HPCwire asked Bergen and Bliss to discuss the technology issues surrounding integrated photonics and how it could impact computer systems, including HPC machines.

HPCwire: Where are photonic technologies deployed today and what are the main impacts it has had on computing to date?

Keren Bergman: Optical interconnects have historically been used in the longer distance connectivity of HPC systems to storage area networks. With increased bandwidth requirements optical links have been used for inter-rack cluster communications significantly reducing cabling congestion.

Current HPC systems with vastly increased parallelism have accelerated the need for communications bandwidth and driven optical interconnects further into backplane, even placing photonic technologies within the router package in the most advanced systems. Active cables have come into widespread use between racks. At modern 5 to 10 gigabits per second data rates, electrical cables don’t have adequate reach for this application in an HPC, and are far too bulky.

HPCwire: What is the current status of on-chip silicon photonics technology? What are some of the different approaches being explored?

Bergman: There has been significant progress in creating the key silicon photonics device components, however large scale monolithic integration with electrical circuitry in CMOS compatible processes remains a major challenge. Several schemes are currently under development for the integration of silicon photonic components with microelectronic components — both the transmitter and receiver circuits, and the microprocessor or memory components that will utilize the optical links.

The major approaches explored include front-end of CMOS line (FEOL) integration for building modulator and photodetector photonic circuitry and low-temperature processing where optical devices can be monolithically integrated with the metallization levels of the chip as a back-end of line (BEOL) fabrication step. The first use of silicon photonics utilizing some of these approaches appears to be in a module-based technology for the active optical cable market.

VCSEL-based optical modules are perhaps the most widely used technology today. Recent efforts have focused on approaches of directly integrating VCSELs onto the chip package.

HPCwire: How much better is on-chip silicon photonics compared to today’s copper interconnects?

Bergman: On-chip silicon photonic is a potentially disruptive communications platform for building high performance computing systems. Immense bandwidth densities are enabled by the low-loss single mode silicon photonic interconnect which can propagate numerous high bitrate — 40 to 100 gigabit per second — signals in dense WDM, corresponding to terabits per second in a single waveguide.

Furthermore, unlike electronic routing circuitry which requires individual switching elements for each data channel, a single broadband photonic switching element can route multiple high-bandwidth optical channels for the equivalent power of switching a single channel. The optical interconnect can therefore enable extremely high-bandwidth, low-latency end-to-end data transmission from on-chip to off-chip and potentially across the system without the need for power consuming repeaters, buffers, and regenerators.

Combining the power advantage with the bandwidth advantage could yield approximately an order of magnitude communication performance improvement over today’s interconnects — say 10 to 20x better.

HPCwire: How do you see on-chip silicon photonics changing processor, memory, and motherboard designs?

Nadya Bliss: This is exactly the right question to ask. While alone the bandwidth and energy efficiency improvements are significant, the true power of integrated silicon photonics can be demonstrated by considering new architectures and instruction sets. The physical and performance characteristics of silicon photonics enable consideration of new network architectures, new memory hierarchies such as flatter, fewer levels of cache, and pushing parallelism into the hardware.

All of the current computer architecture trends point to multicore systems, with increasing number of cores on chip. Photonic interconnects have the potential to both balance the compute capability of emerging multicore and simplify the programming model by enabling balanced communication.

Realizing these potential benefits in future commercial systems will require significant advancements in high density, low cost optical packaging technology that can meet the reliability challenges.

HPCwire: What will be the impact on system software: the operating system, compilers, communication libraries, etc.?

Bliss: While any new technology has the potential to require new compilers, libraries, etc, the current multicore platforms and the on-chip and to-memory communication challenges are requiring a re-evaluation of programming models. New programming models are emerging that improve programmability, reducing the burden on the programmer, while also allowing the users to increase parallel efficiency of computation. Better communication/computation balance and pushing parallelism closer to the hardware has the potential of simplifying programming models and therefore associated compilers and libraries.

HPCwire: Will applications have to change to take advantage of on-chip photonics?

Bliss: I don’t think applications have to change per se, but new capabilities can be enabled, for example: more complex algorithms can be implemented in smaller form factors.

HPCwire: When do you think we can expect to see on-chip photonics makes its way into commercial silicon?

Bliss: Given the existing research efforts and pending successful demonstrations of both technologies and application capabilities, it is possible to imagine that this would happen over the next 5 to 10 years. To be honest, if it doesn’t, the programmability and performance challenges will continue to get worse and we will see decreased performance scaling in the near future.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This