The Bumpy Road to Exascale: A Q&A with Thomas Sterling

By Nicole Hemsoth

November 17, 2011

With a number of government and commercial exascale projects in full swing, SC11 has provided a convenient venue for vendors, academics and government types to tout their vision of the future of supercomputing. There is no one better to add some perspective on the status of the various exascale work than Thomas Sterling, Professor of Informatics and Computing Indiana University, and one of the foremost experts on supercomputing architectures. We talked to him before the conference about this topic as well as his about his own work on HPC runtime software.

HPCwire: Putting aside more special-purpose microprocessor architectures, such as the latest IBM Blue Gene/Q SoC, or Fujitsu’s SPARC64 VIIIfx processor that power the K Computer, for the mainstream HPC market, it looks like the biggest performance boost will come from GPUs, Intel’s upcoming MIC coprocessor, or the on-chip integration of these accelerators with more general-purpose CPU implementations, like x86 and ARM. Do you think this is an accurate assessment or do you see other architectural possibilities developing for HPC systems over the next few years?

Thomas Sterling: This is a period of transition with wide variation in computing components and mix thereof. I believe there are two issues regarding system architecture that are not being addressed by the current techniques you have identified. One relates to the memory system where the opportunity for embedded memory processors optimized for low energy, low latency, high bandwidth access needs to be supported. The second is the need for new functionality that supports the interoperability among the potentially billion cores that may comprise an exascale class system.

Such functionality although untried can greatly diminish overhead costs thereby improving scalability. Among such functions are new mechanisms for managing the global address space, likely for future generation systems. I anticipate that future systems will mix high throughput computing elements with arrays of embedded memory processor cores tightly coupled with the arrays of memory banks. Indeed, it is the more conventional CPUs that may ultimately go extinct or at least be relegated to subservient roles.

HPCwire: Do you see these architectures evolving in such a way as to enable exascale computing by 2020 or sooner, or do you think those early exascale machines, will, by necessity be built with special-purpose microprocessors?

Sterling: I am unclear as to the ultimate path of processor core evolution. We are in an era when the optimization of future HPC systems will de-emphasize the importance of processor utilization and highlight overhead and data movement costs in both time and energy. While there will be some resistance to change from prior processor designs due to the investments made over long periods of times and many codes, even as such processors enter their twilight.

There is an important convergence between the requirements of those cores integrated in the largest machines and those in the smallest machines such as mobile embedded systems. Size, energy, reliability all are key factors in both classes of system. I expect that the constituent cores of future supercomputers. How data and metadata is manipulated in the future both to extract parallelism and to support new forms of symbolic computing will force a redirection of cores.

But there will still be problems that may benefit from special structures like signal processing, GPU, or Anton-like SPDs. So, we can expect that heterogeneous system structures will become increasingly common. But how computation will be organized and coordinated has yet to be determined and will reflect the next execution model.

HPCwire: Do you see any commercial memory technologies in the works that will support exascale computing, or just more generally, address the memory wall problem we have in HPC — for example something like the Hybrid Memory Cube technology that Micron and others are pursuing?

Sterling: The opportunity to stack memory dies with each other and with multicore dies or communication interface chips interconnected by vias directly through the silicon substrates can dramatically alter the form and function of system components. It opens new opportunities for attacking the memory wall. This may very well be one of the most promising and dramatic advances in memory technology that could have significant impact on the commercial market.

HPCwire: You attended the International Exascale Software (IESP) meeting in Germany in October. What developments were discussed there? Do you think this work is on track?

We should congratulate our colleagues like Pete Beckman, Jack Dongarra, Paul Messina, Satoshi Matsuoka, and Bernd Mohr among others for their continuing efforts to nurture an international community dedicated to a common goal of creating a shared software stack for exascale computing. This is not an easy task nor is there a clear precedent for such a worldwide initiative. Yet, without it may be impractical for HPC to get much further than about 2015.

We are already experiencing ad hoc approaches to both hardware and software resulting in unfortunate dramatic increases in programming complexity. There are two overriding issues here: 1) what is the execution model or conceptual strategy required to guide the development of such a software stack, and 2) how will the work and credit be shared among and across the international stakeholders.

The first issue has elicited a dichotomy of views between those who favor an incremental strategy from the conventional methods and tools and those who, including myself, favor a revolutionary approach to meet the challenges of exascale. The first group correctly is concerned about the potential disruptive effects of addressing exascale through a process of replacement of key system component layers. The second group is possibly — I think probably — correct in their assertion that without a paradigm shift in the manner in which computation is organized and conducted that except in a few special cases there will not be adequate efficiency or scalability to fully employ systems capable of exaflops performance by 2020.

While there is a strong dominance of those who favor the conventional incremental approach, the IESP meeting in Cologne hosted one of its three working groups on the possibilities associated with “Revolutionary Approaches.” Bronis de Supinski of Lawrence Livermore National Laboratory and I co-chaired this session that involved more than 20 self-selected participants. The findings, I think were very professional and responsible and I thank my many colleagues for their contributions to this useful set of discussions. The report from this meeting will be made available.

With respect to the second issue, it is clear that there is emerging commitment and intention in at least three arenas in the northern hemisphere to play equal peer roles. Europe intends to position itself in a leadership role with its European Exascale Software Initiative (EESI) and both China and Japan have deployed premiere platforms on the world stage. For a future approach to exascale software to work, a meaningful international engagement will have to be negotiated. This has not yet been achieved.

The Cologne meeting was focused on European efforts, interests, and directions and indeed that discussion was continued the next week at the EESI meeting in Barcelona — while invited I unfortunately had an equally important conflict back in the US. The next IESP meeting will be convened in Kyoto in April. I believe these international discussions can begin to converge on a global strategy of cooperation.

But this will not work unless there is an overriding execution model to which all parties can agree and to which all component layers, wherever developed will be compliant. Otherwise, all we will have is a software stack of Babel.

HPCwire: Back in the US, you recently attend the DOE Exascale meeting? Any new developments on that front? How would you characterize the agency’s co-design approach?

Sterling: The DOE Exascale PI meeting was well attended and engaged the time and interest of much of the HPC systems and application development community. It is apparent that DOE is assuming the leadership role in the US in the development of critical enabling technologies, both hardware and software, for the future of high performance computing across this decade culminating in sustained Exaflops prior to 2020 if possible.

Under the leadership of Bill Harrod and Dan Hitchcock of ASCR with contributions from Sonia Sachs, Lenore Mullin, and Lucy Nowels there is emerging a strong multifaceted program being instituted in close cooperation with DOE NNSA under Bob Meisner and others. It is taking advantage of the strengths of its many national laboratories across the US as well as additional contributions from academia and industry. Key to its future success is the foundation principles of co-design, runtime introspection, and cross-cutting execution models driven by mission-critical applications.

The emergent DOE co-design approach is two-tiered: the co-design of HPC systems and applications, and intra-system between the component layers comprising the systems. An emphasis on quantitative modeling and evaluation, the use of abstract machines and their simulation guided by execution models, and the validation of design through full applications and their surrogate mini-apps are defining the future methodology potentially to be employed.

Of premiere importance is the continued support of ever larger and faster DOE-relevant applications without disruption throughout the decade. But it is also preparing for a potential paradigm shift that may prove essential to achieving the quantum leap to exascale and the system development as well as that of new application algorithms that may be required to ensure US competitiveness in the exascale era.

HPCwire: I saw very little mention of DARPA’s UHPC program at the conference, although it looks like you will be addressing recent experience of that effort at your Disruptive Technology presentation at SC11 on Thursday, here in Seattle. I’ve heard rumors that the program funding has been problematic. What is the status of the effort?

Sterling: The DARPA UHPC program when inaugurated was very exciting; indeed quite possibly the most exciting program in HPC in almost a decade. It was forward looking and was unambiguously aggressive in its research directions. While not formally an exascale project, the technologies, both hardware and software, if realized would have been capable of meeting exascale capabilities with the integration of a thousand racks or less; large but not unachievable.

As I’ve mentioned earlier, the issue of cross-cutting execution models is, as they always have been, crucial to any real paradigm shift and the UHPC program adopted this as one of its foundational principles. Four exceptional projects were selected by DARPA to go forward with the first two-year phase including the X-caliber project of which I am fortunate to be a part primed by Sandia National Laboratories and led by Richard Murphy.

But as you point out, there is some question about the future of this program as DARPA, I suppose in its infinite wisdom, reconsiders its commitment to this form of future computing and its role on behalf of the security of our nation.

My opinion may not matter much but for what it is worth, I believe that leadership in HPC is essential for the welfare of the US, its defense, its base of skills, and its economy. I would like to see our leaders precede with this program that took years to organize to give the Department of Defense the cutting edge computational tools it needs in support of our men and women in uniform and the citizens of America they safeguard.

We are in a leadership position now in HPC technology. But it is much harder to play catch-up after we slip behind than maintaining our position of staying up in front. I hope DARPA sees that.
 
HPCwire: Turning back to your Disruptive Technology session, tell us a little bit about the runtime and execution model you’ll be presenting. In a nutshell, what is it about and what makes it disruptive?

Sterling: As controversial as the idea is, I believe we are facing a major paradigm shift in parallel computing to address the many new challenges that recent advances in the underlying enabling technologies impose. This has happened at least five times before in the history of HPC. We can all see clear manifestations of such advances with multicore, GPUs, and even special purpose devices.

But other signs such as low efficiencies, increasing numbers of applications that do not scale well, and multiple layers of programming models, for example, MPI+OpenMP+CUDA, are all indicators that the dominant conventional execution model, communicating sequential processes, after two decades of success is no longer serving current needs let alone providing a path to the future.

My brief presentation at the Disruptive Technology session will describe key attributes of a future execution model that may address many of these problems. The experimental ParalleX execution model integrates some prior art and a few innovative ideas to provide a new strategy — in the sense of distinguished from usual practice — for attacking current limitations in node efficiency and scalability both of which will be required to achieve practical exascale performance within this decade.

This includes critical power and reliability conditions. Exposing and exploiting new forms of parallelism, of reducing and hiding the effects of latency, minimizing control overheads, and circumventing blocking on shared physical and logical resources all need to be achieved through the concepts of a new execution model and the development of the hardware and software component layers that will fulfill its functionality. There is no magic here and many have considered similar forms at least in part of this class of computation before with some ideas going back two or three decades.

ParalleX presumes the exploitation of continuous runtime information to dynamically adjust resource management and task scheduling. It employs a global name space that extends beyond PGAS to permit the migration of virtual objects in physical space for load balancing, reliability, and energy management as well as low overhead accesses. It uses an advanced form of active messages for message-driven computing to both reduce and hide latencies through moving work to the data when appropriate and even migrating continuations across physical space to unpin control state. Lightweight sophisticated synchronization for declarative control eliminating barriers and manages asynchrony while ensuring correctness of parallel execution, at least at these points, not universally unfortunately. The ParalleX model is developing semantics for fault tolerance and energy management.

An experimental runtime system, HPX-3, has been developed at LSU by a team led by Hartmut Kaiser that demonstrates the central features of this model and is being used for extensive application experiments and system measurements.

The reason why this qualifies as a disruptive technology is that to fully benefit from its integral features will require new programming models and probably changes to future system architectures as well of course a new generation of HPC runtime systems, like HPX, to support it.

Another runtime system, SWARM, developed by ET International also exhibits many of these same principles. The question of how to migrate legacy codes to such an environment let alone how to extract superior performance for them relative to their native implementations in unknown although to achieve equality is anticipated to be possible.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

GDPR’s Impact on Scientific Research Uncertain

May 24, 2018

Amid the angst over preparations—or lack thereof—for new European Union data protections entering into force at week’s end is the equally worrisome issue of the rules’ impact on scientific research. Among the Read more…

By George Leopold

Intel Pledges First Commercial Nervana Product ‘Spring Crest’ in 2019

May 24, 2018

At its AI developer conference in San Francisco yesterday, Intel embraced a holistic approach to AI and showed off a broad AI portfolio that includes Xeon processors, Movidius technologies, FPGAs and Intel’s Nervana Neural Network Processors (NNPs), based on the technology it acquired in 2016. Read more…

By Tiffany Trader

Pattern Computer – Startup Claims Breakthrough in ‘Pattern Discovery’ Technology

May 23, 2018

If it weren’t for the heavy-hitter technology team behind start-up Pattern Computer, which emerged from stealth today in a live-streamed event from San Francisco, one would be tempted to dismiss its claims of inventing Read more…

By John Russell

HPE Extreme Performance Solutions

HPC and AI Convergence is Accelerating New Levels of Intelligence

Data analytics is the most valuable tool in the digital marketplace – so much so that organizations are employing high performance computing (HPC) capabilities to rapidly collect, share, and analyze endless streams of data. Read more…

IBM Accelerated Insights

Mastering the Big Data Challenge in Cognitive Healthcare

Patrick Chain, genomics researcher at Los Alamos National Laboratory, posed a question in a recent blog: What if a nurse could swipe a patient’s saliva and run a quick genetic test to determine if the patient’s sore throat was caused by a cold virus or a bacterial infection? Read more…

Silicon Startup Raises ‘Prodigy’ for Hyperscale/AI Workloads

May 23, 2018

There's another silicon startup coming onto the HPC/hyperscale scene with some intriguing and bold claims. Silicon Valley-based Tachyum Inc., which has been emerging from stealth over the last year and a half, is unveili Read more…

By Tiffany Trader

Intel Pledges First Commercial Nervana Product ‘Spring Crest’ in 2019

May 24, 2018

At its AI developer conference in San Francisco yesterday, Intel embraced a holistic approach to AI and showed off a broad AI portfolio that includes Xeon processors, Movidius technologies, FPGAs and Intel’s Nervana Neural Network Processors (NNPs), based on the technology it acquired in 2016. Read more…

By Tiffany Trader

Pattern Computer – Startup Claims Breakthrough in ‘Pattern Discovery’ Technology

May 23, 2018

If it weren’t for the heavy-hitter technology team behind start-up Pattern Computer, which emerged from stealth today in a live-streamed event from San Franci Read more…

By John Russell

Silicon Startup Raises ‘Prodigy’ for Hyperscale/AI Workloads

May 23, 2018

There's another silicon startup coming onto the HPC/hyperscale scene with some intriguing and bold claims. Silicon Valley-based Tachyum Inc., which has been eme Read more…

By Tiffany Trader

Japan Meteorological Agency Takes Delivery of Pair of Crays

May 21, 2018

Cray has supplied two identical Cray XC50 supercomputers to the Japan Meteorological Agency (JMA) in northwestern Tokyo. Boasting more than 18 petaflops combine Read more…

By Tiffany Trader

ASC18: Final Results Revealed & Wrapped Up

May 17, 2018

It was an exciting week at ASC18 in Nanyang, China. The student teams braved extreme heat, extremely difficult applications, and extreme competition in order to cross the cluster competition finish line. The gala awards ceremony took place on Wednesday. The auditorium was packed with student teams, various dignitaries, the media, and other interested parties. So what happened? Read more…

By Dan Olds

Spring Meetings Underscore Quantum Computing’s Rise

May 17, 2018

The month of April 2018 saw four very important and interesting meetings to discuss the state of quantum computing technologies, their potential impacts, and th Read more…

By Alex R. Larzelere

Quantum Network Hub Opens in Japan

May 17, 2018

Following on the launch of its Q Commercial quantum network last December with 12 industrial and academic partners, the official Japanese hub at Keio University is now open to facilitate the exploration of quantum applications important to science and business. The news comes a week after IBM announced that North Carolina State University was the first U.S. university to join its Q Network. Read more…

By Tiffany Trader

Democratizing HPC: OSC Releases Version 1.3 of OnDemand

May 16, 2018

Making HPC resources readily available and easier to use for scientists who may have less HPC expertise is an ongoing challenge. Open OnDemand is a project by t Read more…

By John Russell

MLPerf – Will New Machine Learning Benchmark Help Propel AI Forward?

May 2, 2018

Let the AI benchmarking wars begin. Today, a diverse group from academia and industry – Google, Baidu, Intel, AMD, Harvard, and Stanford among them – releas Read more…

By John Russell

How the Cloud Is Falling Short for HPC

March 15, 2018

The last couple of years have seen cloud computing gradually build some legitimacy within the HPC world, but still the HPC industry lies far behind enterprise I Read more…

By Chris Downing

Russian Nuclear Engineers Caught Cryptomining on Lab Supercomputer

February 12, 2018

Nuclear scientists working at the All-Russian Research Institute of Experimental Physics (RFNC-VNIIEF) have been arrested for using lab supercomputing resources to mine crypto-currency, according to a report in Russia’s Interfax News Agency. Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Deep Learning at 15 PFlops Enables Training for Extreme Weather Identification at Scale

March 19, 2018

Petaflop per second deep learning training performance on the NERSC (National Energy Research Scientific Computing Center) Cori supercomputer has given climate Read more…

By Rob Farber

AI Cloud Competition Heats Up: Google’s TPUs, Amazon Building AI Chip

February 12, 2018

Competition in the white hot AI (and public cloud) market pits Google against Amazon this week, with Google offering AI hardware on its cloud platform intended Read more…

By Doug Black

US Plans $1.8 Billion Spend on DOE Exascale Supercomputing

April 11, 2018

On Monday, the United States Department of Energy announced its intention to procure up to three exascale supercomputers at a cost of up to $1.8 billion with th Read more…

By Tiffany Trader

Lenovo Unveils Warm Water Cooled ThinkSystem SD650 in Rampup to LRZ Install

February 22, 2018

This week Lenovo took the wraps off the ThinkSystem SD650 high-density server with third-generation direct water cooling technology developed in tandem with par Read more…

By Tiffany Trader

Leading Solution Providers

SC17 Booth Video Tours Playlist

Altair @ SC17

Altair

AMD @ SC17

AMD

ASRock Rack @ SC17

ASRock Rack

CEJN @ SC17

CEJN

DDN Storage @ SC17

DDN Storage

Huawei @ SC17

Huawei

IBM @ SC17

IBM

IBM Power Systems @ SC17

IBM Power Systems

Intel @ SC17

Intel

Lenovo @ SC17

Lenovo

Mellanox Technologies @ SC17

Mellanox Technologies

Microsoft @ SC17

Microsoft

Penguin Computing @ SC17

Penguin Computing

Pure Storage @ SC17

Pure Storage

Supericro @ SC17

Supericro

Tyan @ SC17

Tyan

Univa @ SC17

Univa

HPC and AI – Two Communities Same Future

January 25, 2018

According to Al Gara (Intel Fellow, Data Center Group), high performance computing and artificial intelligence will increasingly intertwine as we transition to Read more…

By Rob Farber

Google Chases Quantum Supremacy with 72-Qubit Processor

March 7, 2018

Google pulled ahead of the pack this week in the race toward "quantum supremacy," with the introduction of a new 72-qubit quantum processor called Bristlecone. Read more…

By Tiffany Trader

CFO Steps down in Executive Shuffle at Supermicro

January 31, 2018

Supermicro yesterday announced senior management shuffling including prominent departures, the completion of an audit linked to its delayed Nasdaq filings, and Read more…

By John Russell

HPE Wins $57 Million DoD Supercomputing Contract

February 20, 2018

Hewlett Packard Enterprise (HPE) today revealed details of its massive $57 million HPC contract with the U.S. Department of Defense (DoD). The deal calls for HP Read more…

By Tiffany Trader

Deep Learning Portends ‘Sea Change’ for Oil and Gas Sector

February 1, 2018

The billowing compute and data demands that spurred the oil and gas industry to be the largest commercial users of high-performance computing are now propelling Read more…

By Tiffany Trader

Nvidia Ups Hardware Game with 16-GPU DGX-2 Server and 18-Port NVSwitch

March 27, 2018

Nvidia unveiled a raft of new products from its annual technology conference in San Jose today, and despite not offering up a new chip architecture, there were still a few surprises in store for HPC hardware aficionados. Read more…

By Tiffany Trader

Hennessy & Patterson: A New Golden Age for Computer Architecture

April 17, 2018

On Monday June 4, 2018, 2017 A.M. Turing Award Winners John L. Hennessy and David A. Patterson will deliver the Turing Lecture at the 45th International Sympo Read more…

By Staff

Part One: Deep Dive into 2018 Trends in Life Sciences HPC

March 1, 2018

Life sciences is an interesting lens through which to see HPC. It is perhaps not an obvious choice, given life sciences’ relative newness as a heavy user of H Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This