NVIDIA Tegra Processors Blaze the Way for ARM in Supercomputing

By Michael Feldman

November 23, 2011

As has become apparent to nearly everyone in the HPC community, life beyond petascale supercomputing will be power limited. Many efforts around the world are now underway to address this problem, both by commercial interests and researchers. One such effort that brings both into play is the Mont-Blanc research project at the Barcelona Supercomputing Center (BSC), which is looking to exploit ARM processors, GPUs, and other off-the-shelf technologies to produce radically energy-efficient supercomputers.

In this case, radically means using 15 to 30 times less energy than would be the case with current HPC technologies. The idea is to be able to build petascale, and eventually exascale supercomputers that would draw no more than twice the power of the top supercomputers today. (The world champ 10-petaflop K computer chews up 12MW running Linpack.) Specifically, the goal is develop an architecture that can scale to 50 petaflops on just 7MW of power in the 2014 timeframe, and 200 petaflops with 10MW by 2017.

The Mont-Blanc project was officially kicked off on October 14, and thanks to 14 million Euros in funding, is already in full swing. Last week, NVIDIA announced that BSC had built and deployed a prototype machine using the GPU maker’s ARM-based Tegra processors that have, up until now, been used only in mobile devices.

The power-sipping ARM is increasingly turning up in conversations around energy efficient HPC. At SC11 in Seattle last week, there were a couple of sessions along these lines, including a BoF on Energy Efficient High Performance Computing that featured the advantages of the ARM architecture for this line of work as well as a PGI exhibitor forum on some of the practical aspects of using ARM processors for high performance computing. There was also the recent news by ARM Ltd of its new 64-bit ARM design (ARMv8), which is intended to move the architecture into the server arena.

NVIDIA is already sold on ARM, and not just for the Tegra line. In January, the company revealed “Project Denver,” its plan to design processors that integrate NVIDIA-designed ARM CPUs and CUDA GPUs, with the idea of introducing them across their entire portfolio, including the high-end Tesla line. “We think that the momentum is clearly pointing in the direction of more and more ARM infiltration into the HPC space,” said Steve Scott, CTO of NVIDIA’s Tesla Unit.

The Mont-Blanc project is certainly an endorsement of this approach. The initial BSC prototype system is a 256-node cluster, with each node pairing a dual-core Tegra 2 with two independent ARM Cortex-A9 processors. The whole machine delivers a meager 512 gigaflops (peak) and an efficiency of about 300 megaflops/watt, which is on par with a current-generation x86-based cluster. The numbers here are somewhat meaningless though. The initial system is a proof of concept platform designed for researchers to begin development of the software stack and port some initial applications.

The second BSC prototype, scheduled to be built in the first half of 2012, will employ NVIDIA’s next-generation quad-core Tegra 3 chips hooked up to discrete NVIDIA GPUs, in this case, the GeForce 520MX (a GPU for laptops). This system is also 256 nodes, but will deliver on the order of 38 peak teraflops. Energy efficiency is estimated to be a much more impressive 7.5 gigaflops/watt, or more than three and a half times better than the industry-leading Blue Gene/Q supercomputer. In conjunction with this second prototype, NVIDIA will be releasing a new CUDA toolkit that will include ARM support.

The first two prototypes are BSC inventions. The project will subsequently develop its own more advanced prototype. According to Scott, that cluster will be 1,000 nodes, although the internal make-up is still not decided. Given the timeframe though (2013-2014), the system is likely to include NVIDIA processors using Project Denver technology, with the chip maker’s homegrown ARM implementation and much more performant GPUs.

By the end of the three-year project, the researchers intend to have a complete software stack, including an operating system, runtime libraries, scientific libraries, cluster management middleware, one or more file systems, and performance tools. They also hope to have 11 full-scale scientific applications running on the architecture, which encompass fluid dynamics, protein folding, weather modeling, quantum chromodynamics, and seismic simulations, among others.

Whether Mont-Blanc leads to any commercial HPC products remains to be seen. NVIDIA, for its part, is certainly happy to see this level interest and adoption of its ARM-GPU approach. “We see this as seeding the environment, where people can do software development and experimentation,” said Scott. “We think that it will grow into something larger down the road.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Live and in Color, Meet the European Student Cluster Teams

November 21, 2017

The SC17 Student Cluster Competition welcomed two teams from Europe, the German team of FAU/TUC and Team Poland, the pride of Warsaw. Let's get to know them better through the miracle of video..... Team FAU/TUC is a c Read more…

By Dan Olds

SC17 Student Cluster Kick Off – Guts, Glory, Grep

November 21, 2017

The SC17 Student Cluster Competition started with a well-orchestrated kick-off emceed by Stephen Harrell, the competition chair. It began with a welcome from SC17 chair Bernd Mohr, where he lauded the competition for Read more…

By Dan Olds

Activist Investor Starboard Buys 10.7% Stake in Mellanox; Sale Possible?

November 20, 2017

Starboard Value has reportedly taken a 10.7 percent stake in interconnect specialist Mellanox Technologies, and according to the Wall Street Journal, has urged the company “to improve its margins and stock and explore Read more…

By John Russell

HPE Extreme Performance Solutions

Harness Scalable Petabyte Storage with HPE Apollo 4510 and HPE StoreEver

As a growing number of connected devices challenges IT departments to rapidly collect, manage, and store troves of data, organizations must adopt a new generation of IT to help them operate quickly and intelligently. Read more…

Installation of Sierra Supercomputer Steams Along at LLNL

November 20, 2017

Sierra, the 125 petaflops (peak) machine based on IBM’s Power9 chip being built at Lawrence Livermore National Laboratory, sometimes takes a back seat to Summit, the ~200 petaflops system being built at Oak Ridge Natio Read more…

By John Russell

Live and in Color, Meet the European Student Cluster Teams

November 21, 2017

The SC17 Student Cluster Competition welcomed two teams from Europe, the German team of FAU/TUC and Team Poland, the pride of Warsaw. Let's get to know them bet Read more…

By Dan Olds

SC17 Student Cluster Kick Off – Guts, Glory, Grep

November 21, 2017

The SC17 Student Cluster Competition started with a well-orchestrated kick-off emceed by Stephen Harrell, the competition chair. It began with a welcome from Read more…

By Dan Olds

SC Bids Farewell to Denver, Heads to Dallas for 30th

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visit Read more…

By Tiffany Trader

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

This week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high performance computing in modern science. It was also visually stunning. Read more…

By John Russell

How Cities Use HPC at the Edge to Get Smarter

November 17, 2017

Cities are sensoring up, collecting vast troves of data that they’re running through predictive models and using the insights to solve problems that, in some Read more…

By Doug Black

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s a Read more…

By Dan Olds

Hyperion Market Update: ‘Decent’ Growth Led by HPE; AI Transparency a Risk Issue

November 15, 2017

The HPC market update from Hyperion Research (formerly IDC) at the annual SC conference is a business and social “must,” and this year’s presentation at S Read more…

By Doug Black

Nvidia Focuses Its Cloud Containers on HPC Applications

November 14, 2017

Having migrated its top-of-the-line datacenter GPU to the largest cloud vendors, Nvidia is touting its Volta architecture for a range of scientific computing ta Read more…

By George Leopold

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Share This