Designer of Microprocessor-Memory Chip Aims to Topple Memory and Power Walls

By Michael Feldman

January 17, 2012

Whether you’re talking about high performance computers, enterprise servers, or mobile devices, the two biggest impediments to application performance in computing today are the memory wall and the power wall. Venray Technology is aiming to knock down those walls with a unique approach that puts CPU cores and DRAM on the same die. The company has been in semi-stealth mode since it inception seven years ago, but is now trying to get the word out about its technology as it searches for a commercial buyer.

Dallas-based Venray is the brainchild of Russell Fish, who made himself the CTO (there is no CEO listed on the website) and the principal architect. Fish is co-designer of the Sh-Boom Processor, and holder of multiple microprocessor patents. These patents turned out to be fundamental to the operation of modern microprocessors and have been licensed by practically every computer and semiconductor manufacturer on the planet. The proceeds from those patents are being used to fund Venray.

Since 2007, Fish and company have been engaged in the design and marketing of a novel CPU-DRAM technology, known as TOMI, which stands for Thread Optimized Multiprocessor. With TOMI, the company aims to do what no other chip maker has done before, namely embed a general-purpose processor in vanilla DRAM. The idea is to use the physical proximity of the CPU and memory, as well as extra-wide busses (4,096 bits, in the case of the first TOMI designs), to flatten the memory wall.

The memory wall is huge problem in high performance computing and big data applications today and will soon limit computing across all segments. The problem was brought home by a 2008 study of multicore performance at Sandia National Labs, in which researchers demonstrated that for certain classes of data-intensive applications, the use of extra cores to increase performance is counter-productive.

For these application profiles, performance basically flattened between four and eight cores, and actually declined beyond that. The problem was that as more cores were added, they were starved for the limited amount of memory bandwidth available, and after a certain point, the overhead of memory contention actually decreased performance. Prospective solutions, such as memory chip stacking (for example, Micron’s Hybrid Memory Cube) are unproven and have yet to find their way into the commercial market.

Some microprocessor-memory integration has been attempted with embedded DRAM (eDRAM), a technology that promises a lot more capacity than can be delivered by on-chip cache memory. It has been used as a foundation for some integrated SoC devices including IBM’s Power7 CPU and Blue Gene ASIC, as well as for many of the processors that power game console devices, such as the Sony PlayStation. Embedded DRAM was also the memory technology of choice for the 2000-era IRAM research effort, which aimed to integrate a 256-bit vector microprocessor with 16MB of memory.

But even though eDRAM is much denser than cache memory, it can’t provide the storage capacity of conventional DRAM. It is also hundreds of times as expensive as regular memory. “The people that have tried to combine CPUs and memory before have usually erred on the side of having the CPUs too big and the memory too small,” says Fish. “They did not understand the difference between embedding DRAM in CPUs and making CPUs in DRAMs.”

The challenge of melding CPUs with DRAM is that microprocessors are much more complex beasts than memories, and as a result, are manufactured with entirely different semiconductor processes. Typically semiconductor logic require ten or more layers of material to be laid down on the die, compared to just three for DRAM. However, if a microprocessor can be designed much more simply, reducing the number and complexity of logic gate connections, it is possible to more or less flatten the layout and use just three layers.

That is the fundamental magic used by TOMI. Its second-generation design, named Borealis, consists of an 8-core RISC CPU built using the three-layer DRAM process. The CPU itself is made up of just 22 thousand transistors (not including cache and the memory controller), embedded in a 1 Gbit DRAM chip. On the 42nm process node, the CPU takes up just 14 percent of the die.

It is possible to use the TOMI technology to implement legacy microprocessor architectures, but big CPUs, in particular, would not be able to squeeze onto their DRAM process technology — at least not at current CMOS geometries. In any case, Fish seem to think the optimal mix of memory to logic is around 5 to 1.

To get to that level, Fish and company pared down its CPU to just the basics: 32-bit integer hardware, and a small set of instructions (forgoing less useful instructions like auto-index and auto-decrement). The lack of floating point hardware, which tend to suck up a lot of silicon real estate, doesn’t rule out for support for those operations; they are just emulated via software libraries.

A very useful side effect of using the simpler DRAM processes is that it’s much cheaper to produce a CPU this way. The cost of manufacturing a billion DRAM transistors is less than a dollar versus more than $300 for a microprocessor. But another big savings is in power draw. The Borealis CPU at 2.1 GHz draws a measly 98 mW. Compare that to the 100-plus watts for an x86 CPU sporting a billion transistors.

Of course, the Borealis microprocessor is much less performant than a billion transistor CPU in raw compute power. It’s specifically built to maximize the throughput of analytics applications chewing on large datasets, aka big data. “We’ve probably built the most efficient big data processor in existence,” claims Fish.

To prove their point, Venray benchmarked their hardware with Sandia Labs’ MapReduce-MPI software and an unstructured data application running on their hardware — a circuit board with 16 Borealis chips (128 cores, 16GB of DRAM). According to the company, the TOMI system was able to achieve nearly 12 times the performance and use less than 1/10 the power compared to the same code running on an Intel Xeon-based cluster. Venray says the hardware would cost about $35 thousand versus $1.65 million for the equivalent x86 system.

Beyond benchmarks, TOMI is built for all sorts of data mining, high-end analytics, and pattern recognition software. To Fish, these are the killer applications that will drive the industry in the future. And since the architecture is naturally energy efficient, TOMI would be equally at home in mobile devices and in cloud servers.

The downside, of course, is that unlike x86 and ARM, the architecture has no vast ecosystem behind it. But according to Fish, by providing a C/C++ compiler via gcc, the whole Linux toolchain can be leveraged. For legacy applications, the bigger problem is the recoding that would have to be done. Most applications assume powerful single-threaded CPUs and small memory footprints, rather than the inverse. None of this deters Fish, who sees the legacy CPU architectures as a dead end, especially for big data applications that is poised to drive a lot of growth in the IT sector.

At this point, Fish and his cohorts are actively in search of a single buyer for TOMI, most likely a computer manufacturer of some sort. According to him, the advantage of the technology is wrapped up in its exclusivity, so licensing the IP would dilute the value to prospective customers. To date, they have received the most attention from buyers outside the US. One overseas group was ready to write “a large check,” but Fish declined, wanting to give US-based companies a shot. According to him, in the past five or six months, prospective buyers in the US have shown increased interest. “Lots of people want to be our friends right now,” he says.

Related articles

IBM Will Chip in on Micron’s 3D Hybrid Memory Cube

Up Against the Memory Wall

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “pre-exascale” award), parsed out additional information ab Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid whoops and hollers from the crowd, Thomas Sterling presented t Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out plans to push deeper into climate science and develop more gran Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale companies and their embrace of AI and deep learning – tha Read more…

By Doug Black

HPE Extreme Performance Solutions

Creating a Roadmap for HPC Innovation at ISC 2017

In an era where technological advancements are driving innovation to every sector, and powering major economic and scientific breakthroughs, high performance computing (HPC) is crucial to tackle the challenges of today and tomorrow. Read more…

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network designed to emulate and compete with the human brain. In thi Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big data and artificial intelligence software to its top-of-the-l Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “global” launch event in Austin TX. In many ways it was a fu Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it, analysts and journalists want to report on it. Deep learni Read more…

By Doug Black

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid wh Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out pla Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale Read more…

By Doug Black

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big d Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “g Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it Read more…

By Doug Black

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Knights Landing Processor with Omni-Path Makes Cloud Debut

April 18, 2017

HPC cloud specialist Rescale is partnering with Intel and HPC resource provider R Systems to offer first-ever cloud access to Xeon Phi "Knights Landing" processors. The infrastructure is based on the 68-core Intel Knights Landing processor with integrated Omni-Path fabric (the 7250F Xeon Phi). Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This