Designer of Microprocessor-Memory Chip Aims to Topple Memory and Power Walls
Whether you’re talking about high performance computers, enterprise servers, or mobile devices, the two biggest impediments to application performance in computing today are the memory wall and the power wall. Venray Technology is aiming to knock down those walls with a unique approach that puts CPU cores and DRAM on the same die. The company has been in semi-stealth mode since it inception seven years ago, but is now trying to get the word out about its technology as it searches for a commercial buyer.
Dallas-based Venray is the brainchild of Russell Fish, who made himself the CTO (there is no CEO listed on the website) and the principal architect. Fish is co-designer of the Sh-Boom Processor, and holder of multiple microprocessor patents. These patents turned out to be fundamental to the operation of modern microprocessors and have been licensed by practically every computer and semiconductor manufacturer on the planet. The proceeds from those patents are being used to fund Venray.
Since 2007, Fish and company have been engaged in the design and marketing of a novel CPU-DRAM technology, known as TOMI, which stands for Thread Optimized Multiprocessor. With TOMI, the company aims to do what no other chip maker has done before, namely embed a general-purpose processor in vanilla DRAM. The idea is to use the physical proximity of the CPU and memory, as well as extra-wide busses (4,096 bits, in the case of the first TOMI designs), to flatten the memory wall.
The memory wall is huge problem in high performance computing and big data applications today and will soon limit computing across all segments. The problem was brought home by a 2008 study of multicore performance at Sandia National Labs, in which researchers demonstrated that for certain classes of data-intensive applications, the use of extra cores to increase performance is counter-productive.
For these application profiles, performance basically flattened between four and eight cores, and actually declined beyond that. The problem was that as more cores were added, they were starved for the limited amount of memory bandwidth available, and after a certain point, the overhead of memory contention actually decreased performance. Prospective solutions, such as memory chip stacking (for example, Micron’s Hybrid Memory Cube) are unproven and have yet to find their way into the commercial market.
Some microprocessor-memory integration has been attempted with embedded DRAM (eDRAM), a technology that promises a lot more capacity than can be delivered by on-chip cache memory. It has been used as a foundation for some integrated SoC devices including IBM’s Power7 CPU and Blue Gene ASIC, as well as for many of the processors that power game console devices, such as the Sony PlayStation. Embedded DRAM was also the memory technology of choice for the 2000-era IRAM research effort, which aimed to integrate a 256-bit vector microprocessor with 16MB of memory.
But even though eDRAM is much denser than cache memory, it can’t provide the storage capacity of conventional DRAM. It is also hundreds of times as expensive as regular memory. “The people that have tried to combine CPUs and memory before have usually erred on the side of having the CPUs too big and the memory too small,” says Fish. “They did not understand the difference between embedding DRAM in CPUs and making CPUs in DRAMs.”
The challenge of melding CPUs with DRAM is that microprocessors are much more complex beasts than memories, and as a result, are manufactured with entirely different semiconductor processes. Typically semiconductor logic require ten or more layers of material to be laid down on the die, compared to just three for DRAM. However, if a microprocessor can be designed much more simply, reducing the number and complexity of logic gate connections, it is possible to more or less flatten the layout and use just three layers.
That is the fundamental magic used by TOMI. Its second-generation design, named Borealis, consists of an 8-core RISC CPU built using the three-layer DRAM process. The CPU itself is made up of just 22 thousand transistors (not including cache and the memory controller), embedded in a 1 Gbit DRAM chip. On the 42nm process node, the CPU takes up just 14 percent of the die.
It is possible to use the TOMI technology to implement legacy microprocessor architectures, but big CPUs, in particular, would not be able to squeeze onto their DRAM process technology — at least not at current CMOS geometries. In any case, Fish seem to think the optimal mix of memory to logic is around 5 to 1.
To get to that level, Fish and company pared down its CPU to just the basics: 32-bit integer hardware, and a small set of instructions (forgoing less useful instructions like auto-index and auto-decrement). The lack of floating point hardware, which tend to suck up a lot of silicon real estate, doesn’t rule out for support for those operations; they are just emulated via software libraries.
A very useful side effect of using the simpler DRAM processes is that it’s much cheaper to produce a CPU this way. The cost of manufacturing a billion DRAM transistors is less than a dollar versus more than $300 for a microprocessor. But another big savings is in power draw. The Borealis CPU at 2.1 GHz draws a measly 98 mW. Compare that to the 100-plus watts for an x86 CPU sporting a billion transistors.
Of course, the Borealis microprocessor is much less performant than a billion transistor CPU in raw compute power. It’s specifically built to maximize the throughput of analytics applications chewing on large datasets, aka big data. “We’ve probably built the most efficient big data processor in existence,” claims Fish.
To prove their point, Venray benchmarked their hardware with Sandia Labs’ MapReduce-MPI software and an unstructured data application running on their hardware — a circuit board with 16 Borealis chips (128 cores, 16GB of DRAM). According to the company, the TOMI system was able to achieve nearly 12 times the performance and use less than 1/10 the power compared to the same code running on an Intel Xeon-based cluster. Venray says the hardware would cost about $35 thousand versus $1.65 million for the equivalent x86 system.
Beyond benchmarks, TOMI is built for all sorts of data mining, high-end analytics, and pattern recognition software. To Fish, these are the killer applications that will drive the industry in the future. And since the architecture is naturally energy efficient, TOMI would be equally at home in mobile devices and in cloud servers.
The downside, of course, is that unlike x86 and ARM, the architecture has no vast ecosystem behind it. But according to Fish, by providing a C/C++ compiler via gcc, the whole Linux toolchain can be leveraged. For legacy applications, the bigger problem is the recoding that would have to be done. Most applications assume powerful single-threaded CPUs and small memory footprints, rather than the inverse. None of this deters Fish, who sees the legacy CPU architectures as a dead end, especially for big data applications that is poised to drive a lot of growth in the IT sector.
At this point, Fish and his cohorts are actively in search of a single buyer for TOMI, most likely a computer manufacturer of some sort. According to him, the advantage of the technology is wrapped up in its exclusivity, so licensing the IP would dilute the value to prospective customers. To date, they have received the most attention from buyers outside the US. One overseas group was ready to write “a large check,” but Fish declined, wanting to give US-based companies a shot. According to him, in the past five or six months, prospective buyers in the US have shown increased interest. “Lots of people want to be our friends right now,” he says.
Feeds by Topic
- Developer Tools
Feeds by Industry
September 28, 2016
- E4 Computer Engineering Announces Availability of E4 OP206
- Fortissimo 2 Consortium Launches Second Open Call for Proposals
- SC15 Paper Authors Transform Experiment Into Application Challenge for SC16 SCC
- NCSA Releases Profile on Blue Waters Graduate Fellow Paul Hime
- Mellanox Introduces New Innova IPsec Ethernet Adapter
- Computer Out-Plays Humans in “Doom”
- Researchers Using Blue Waters Make Strides in Researching Treatment for Ebola
September 27, 2016
- SC16 Releases Latest Invited Talk Spotlight: Dr. Thomas Sterling
- ARM Releases New Interconnect Technology
- Seagate Showcases Latest Enterprise SSD and HDD Portfolios at Open Data Center Summit 2016
- Internet2 Seeks Community Input on Next Generation R&E Network
- TACC Cloud Computing Testbed Assists PSC
- Mellanox Introduces Windows Server 2016 Storage Solution
September 26, 2016
- Internet2 Announces 2016 Technology Exchange Gender Diversity Award Recipients
- University of Tokyo and JCAHPC to Deploy DDN’s IME14K for New Systems
- Quantum Provides Petascale Data Storage and Management for Major European Research Institutions
- Earlham Institute Partners With Verne Global to Enhance Research
- SC16 On-Site Childcare Registration Now Open
September 23, 2016
- Minimal Metrics Announces Early-Adopter Program for PerfMiner
- NCSA Releases Profile on Blue Waters Graduate Fellow Erin Teich
Most Read Features
- IBM Advances Against x86 with Power9
- IBM Debuts Power8 Chip with NVLink and 3 New Systems
- Japan’s Post-K Computer Hits 1-2 Year Speed Bump
- Intel’s Fryman: “It’s not that we love CMOS; it’s the only real choice.”
- New Genomics Pipeline Combines AWS, Local HPC, and Supercomputing
- Deep Learning Paves Way for Better Diagnostics
- Why 2016 Is the Most Important Year in HPC in Over Two Decades
- AMD, GlobalFoundries Renew Vows, Focus on Path to 7nm
- Nvidia Launches Pascal GPUs for Deep Learning Inferencing
- Think Fast – Is Neuromorphic Computing Set to Leap Forward?
- More Features…
Most Read Short Takes
- The Exascale Computing Project Awards $39.8M to 22 Projects
- CPU Benchmarking: Haswell Versus POWER8
- MIT Programmers Attack Big Data Memory Gap
- Micron, Intel Prepare to Launch 3D XPoint Memory
- How Would U.S. Perform in Coding Olympics? Not Great Says Study
- In Search of the Next Circuit Building Method – ORNL has Ideas
- DOE Invests $16M in Supercomputer Technology to Advance Material Sciences
- Jetstream, the NSF-funded “Science” Cloud, Launches Tomorrow
- New Approach to Computationally Designing Drugs for GPCRs
- On-Chip Device Accelerates Core-to-Core Communication
- More Short Takes…
Most Read Off The Wire
- Seven Women in IT Chosen to Help Build and Operate SCinet at SC16
- SC16 Announces Best Paper Nominees
- Rackspace Acquired by Apollo Global for $4.3 Billion
- Juniper Networks to Provide Networking Infrastructure for New NCAR Supercomputer
- Supermicro Unveils NVIDIA Pascal GPU-Enabled Server Offerings
- Berkeley Lab to Lead Two DOE Exascale Computing Proposals, Support Four Others
- Newly Funded Project Sets Stage for Next Generation of Supercomputers
- Larry Smarr’s “50 Years of Supercomputing” Talk to be Live Streamed
- Dell Completes Acquisition of EMC
- SDSC Supercomputer Modeling Reveals Acrobatics of CRISPR-Cas9 Technology
- More Off The Wire…
Vector instructions, once a powerful performance innovation of supercomputing in the 1970s and 1980s became an obsolete technology in the 1990s. Read more…
Declining DNA sequencing costs and the rush to do whole genome sequencing (WGS) of large cohort populations – think 5000 subjects now, but many more thousands soon – presents a formidable computational challenge to researchers attempting to make sense of large cohort datasets. Read more…
- Read more…
SGI, the supercomputing vendor recently acquired by HPE, has teamed with ANSYS, the product engineering and simulation software company, to set a new world record for scaling commercial CAE code. Read more…
Here at HPCwire, we aim to keep the HPC community apprised of the most relevant and interesting news items that get tweeted throughout the week. Read more…
How best to foster academic-industry collaboration is a hot topic. Read more…
Storage challenges in the data deluge are nothing new, but as we prepare for unprecedented information overload, the demand innovative storage strategies is at an all-time high. Read more…
Today’s leading organizations are dealing with larger data sets, higher volume and disparate data sources, and the need for faster insights. Read more…
Creating the right technology environment is a time-consuming task for researchers who want to focus on science (not servers or long wait times at supercomputing centers). Read more…
The Van Andel Institute (VAI) worked with Silicon Mechanics to not only provide its users a more powerful platform, but a hybrid OpenStack HPC solution with the flexibility to support VAI’s commitment to improve the health and change the lives of current and future generations. Read more…