Startup Uses Data Compression to Speed Applications

By Michael Feldman

January 25, 2012

Silicon Valley-based Samplify Systems has launched an application acceleration technology designed to speed up codes that sling a lot of numerical data. But rather than throwing bigger, faster hardware at the problem, the company aims to make programs speedier by optimizing the data flow between the compute cores and the outside world.

Samplify, whose roots are in signal compression has extended the technology to address all numerically-intensive applications. For HPC users, Samplify’s heart is certainly in the right place. In high performance computing, application acceleration is the thirst that can never to be quenched.

The current performance issue in the industry is related to multicore designs. Processors are getting more powerful at a Moore’s Law clip thanks to a proliferation of cores, while bandwidth of external subsystems like memory and I/O is increasing much more slowly (and in discrete steps). That imbalance is the principle reason that HPC applications typically utilize just a small fraction of their hardware hosts.

For example, a science code called ECCO (Estimating Circulation and Climate of Ocean), one of the workhouse applications on NASA’s Pleiades supercomputer, uses only about 1.4 percent of the 1.3 petaflop peak performance of the machine. That’s due mainly to the fact that the CPUs are spending the majority of their time idly waiting for data to arrive. Unfortunately, that scenario is not much of an outlier. According to a research study at NASA, most of the applications on Pleiades have sustained performance in the 3 to 8 percent range.

Such stark inefficiencies are what drove Samplify to come up with its application acceleration offering, known as APAX. In a nutshell, APAX compresses numerical data (both integer and floating point) that flows through a system, thereby increasing data throughput. And it does so in a manner that is transparent to the application.

The technology is being offered in both hardware and software forms and can be deployed in a variety of ways. Specifically, the compression technology can be inserted at all the usual choke points in a computer system — memory, I/O, networks and storage — in order to attack application bottlenecks at their source.

According to Al Wegener, Samplify founder and CTO, most HPC users are not aware that there are a significant number of bits that can be squeezed out of their codes. In today’s supercomputing culture, the traditional solution to data bandwidth constraints has been to over-provision the hardware. “All of the HPC customers we talked to have never even thought of using compression for their applications,” Wegener told HPCwire.

The APAX technology supports both lossless and lossy compression schemes. Under APAX, the lossless scheme usually attains at least a 2:1 compression, effectively doubling bandwidth at the intended choke point. With lossy schemes, which are under user control, APAX compression can easily hit 4:1 and go as high as 8:1.

Here though, the user has to be somewhat careful, since lossy schemes rely on trimming off some of the numerical precision. In general, application programmers tend to be a bit lazy with precision, preferring to use generic data types in their codes and gravitating towards double precision floating point. But casting 12-bit integer inputs into 64-bit floating point values for the sake of convenience doesn’t magically increase the accuracy of the results and ends up wasting a lot of bits. In working with trial customers, Samplify has found that most applications can tolerate lossy compression in the 4:1 to 6:1 range before the results start to diverge.

From a performance per watt perspective, APAX hardware is probably the most efficient way to go. For example, if a chipmaker wanted to insert compression into its memory controller design, it would simply license the APAX IP block (a couple of hundred logic gates) from Samplify.

Once in the controller, the compression logic, along with compatible drivers, would squeeze the bits sent from the compute cores such that all numerical data would be stored in DRAM in a compressed format. When reading from memory, the same logic would decompress the data before passing it back to the number crunching silicon. Assuming 2:1 compression, memory bandwidth for all numerical data traffic would be doubled. Conveniently, it would also double the effective memory storage.

In an HPC environment, that can add up quickly. Wegener offers the case of NVIDIA’s Tesla GPU devices. Using 2:1 compression, the GPU card’s 6 GB of GDDR5 memory turn into 12 GB of effective storage. Likewise, the 150 GB/sec of bandwidth becomes 300 GB/sec. “I think that would be a big deal,” says Wegener.

Other likely targets for the compression technology would be network adapters, such as InfiniBand or Ethernet NICs, storage controllers, and Southbridge chips. Along with modified drivers, the compression-spiked ASICs would be able to turbo-charge data performance across a system, cluster or even a whole datacenter.

For HPC applications on existing hardware, the most straightforward method is to insert the APAX software into existing applications or wrap it around MPI libraries. This could be especially useful on more generic cloud infrastructure, such as what Amazon offers, where network capability and topology is much less conducive to HPC communication compared to a purpose-built supercomputer.

While the technology Samplify is offering is not a panacea for all these data bottlenecks, it has the potential to make a significant dent in throughput and storage. Right now the company is in the process of collecting proof points for the technology. According the Wegener, APAX has been validated by two Samplify investors: Schlumberger, an oil & gas exploration firm, and Mamiya, a Japanese manufacture of high-end digital cameras. In the case of Schlumberger, the technology is being used in its software incarnation, while Mamiya has inserted the APAX into its FPGA chips. Other trials are in process with seismic and multiphysics customers, but the company is not willing to name names at this point.

Samplify envisions a market for APAX in high performance and cloud computing as well as at the other end of the IT spectrum in mobile computing devices and consumer electronics. The company estimates a total addressable market of $700 million by 2014: $370 million for APAX IP blocks (Verilog RTL) on 1.8 billion devices and $330 million for APAX software on 16.7 million cores.

As of this week, the APAX technology is ready to ship in software form. The hardware IP block will be available for licensing in the middle of the year. Pricing has not been disclosed.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Geospatial Data Research Leverages GPUs

August 17, 2017

MapD Technologies, the GPU-accelerated database specialist, said it is working with university researchers on leveraging graphics processors to advance geospatial analytics. The San Francisco-based company is collabor Read more…

By George Leopold

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Centers (IPCCs) has resulted in a new Big Data Center (BDC) that Read more…

By Linda Barney

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last week the cloud giant released deeplearn.js as part of that in Read more…

By John Russell

HPE Extreme Performance Solutions

Leveraging Deep Learning for Fraud Detection

Advancements in computing technologies and the expanding use of e-commerce platforms have dramatically increased the risk of fraud for financial services companies and their customers. Read more…

Spoiler Alert: Glimpse Next Week’s Solar Eclipse Via Simulation from TACC, SDSC, and NASA

August 17, 2017

Can’t wait to see next week’s solar eclipse? You can at least catch glimpses of what scientists expect it will look like. A team from Predictive Science Inc. (PSI), based in San Diego, working with Stampede2 at the Read more…

By John Russell

Microsoft Bolsters Azure With Cloud HPC Deal

August 15, 2017

Microsoft has acquired cloud computing software vendor Cycle Computing in a move designed to bring orchestration tools along with high-end computing access capabilities to the cloud. Terms of the acquisition were not disclosed. Read more…

By George Leopold

HPE Ships Supercomputer to Space Station, Final Destination Mars

August 14, 2017

With a manned mission to Mars on the horizon, the demand for space-based supercomputing is at hand. Today HPE and NASA sent the first off-the-shelf HPC system i Read more…

By Tiffany Trader

AMD EPYC Video Takes Aim at Intel’s Broadwell

August 14, 2017

Let the benchmarking begin. Last week, AMD posted a YouTube video in which one of its EPYC-based systems outperformed a ‘comparable’ Intel Broadwell-based s Read more…

By John Russell

Deep Learning Thrives in Cancer Moonshot

August 8, 2017

The U.S. War on Cancer, certainly a worthy cause, is a collection of programs stretching back more than 40 years and abiding under many banners. The latest is t Read more…

By John Russell

IBM Raises the Bar for Distributed Deep Learning

August 8, 2017

IBM is announcing today an enhancement to its PowerAI software platform aimed at facilitating the practical scaling of AI models on today’s fastest GPUs. Scal Read more…

By Tiffany Trader

IBM Storage Breakthrough Paves Way for 330TB Tape Cartridges

August 3, 2017

IBM announced yesterday a new record for magnetic tape storage that it says will keep tape storage density on a Moore's law-like path far into the next decade. Read more…

By Tiffany Trader

AMD Stuffs a Petaflops of Machine Intelligence into 20-Node Rack

August 1, 2017

With its Radeon “Vega” Instinct datacenter GPUs and EPYC “Naples” server chips entering the market this summer, AMD has positioned itself for a two-head Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

Leading Solution Providers

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This