Aircraft Simulations Push Computing to the Cutting Edge

By Nicole Hemsoth

January 26, 2012

Designing an aircraft is one of the more expensive endeavors in the manufacturing business. Complex engineering, strict safety regulations, and high levels of quality control, all conspire to make such development time consuming and labor intensive. It’s no surprise that large manufacturers like Boeing and Airbus have turned to computing, and especially high performance computing, to streamline the effort.

To get a sense of the current state of the art, we asked Guus Dekkers, CIO of EADS and Airbus, to shed some light on the computational challenges involved. In the interview that follows, Dekkers, who will be delivering the opening keynote on this subject at ISC’12 in Hamburg, Germany, explains how HPC is being applied to aircraft simulation today and what the future might bring.

HPCwire: Before coming to Airbus and EADS, you worked in the automotive industry. How do these industries differ in their need for, and use of, high performance computing?

Guus Dekkers: Due to the complexity of both the product and the development process, the aeronautics industry has the need to pre-load and virtualize its development process far more than is the case today in the automotive industry. Whereas in an automotive environment the number of prototypes built has been substantially reduced during the last decade, a new car model will nevertheless still see a substantial number of physical models being built. This compares to a handful of extremely expensive prototypes in the aeronautics industry, with only few — and costly! — capabilities to correct if needed.

Also the number of engineering domains in which advanced simulation is being used is far more substantial than in automotive. Because the aeronautics industry needs to address advanced technical challenges unknown to the automotive industry (ex: lightning stroke, ice accreditation prediction, calculation of dynamic loads during different flight phases, …), and also because the establishment of a physical mock-up is in the automotive industry at times the far easier and efficient way to take design decisions.

HPCwire: Is the use of HPC for aircraft simulations actually enabling engineers to come up with better, more complex designs or is its main benefit cost reduction, via the replacement of physical prototyping and testing?

Dekkers: I would say it is both. Today the engineers do no longer limit themselves to simulate an aircraft’s behavior as a static model, but use the availability of vast high performance computing power to calculate the optimal scenario under different, partially dynamic situations. This allows them to optimize important safety, environmental and performance criteria like fuel-burn, noise, aerodynamics optimizations and performance prediction for multiple scenario’s, which has been impossible in the current precision up until recently. This clearly allows us to design better aircraft.

Certainly, HPC simulation allows as well reducing physical testing — with especially reduced wind-tunnel testing — which helps to slice cost. But ultimately, being [able] to design better products pays off more.

HPCwire: What is the biggest challenge in performing aircraft simulations today? And how is it being addressed?

Dekkers: The challenges are multifold. First and most basic, the compatibility of the simulation software with the hardware architecture. This is why most companies prefer having multiple types of architectures to deal with multiple requirements.

The calibration of the simulation algorithm, its results, and its predictions with real-life also represents a challenge, especially for newer materials like carbon fiber. Here we ultimately have no other option than to validate through physical mockups.

Last but not least, linking both input and output of such a simulation cycle to the “right” aircraft configuration is not evident, that is, how do I make sure the calculations are based on the right digital mockup configuration and how can I assure that its results are reproducible for a very long time-frame?

HPCwire: Are there particular aspects of aircraft design that simulations are particularly good at optimizing?

Dekkers: Traditionally over three-fourths of our HPC capacities have been used for aerodynamic optimizations, which is not a surprise to anyone, I believe. However, we currently see a clear trend shifting its use toward multi-disciplinary design and optimization, aero-acoustics and system integration. This does not mean that the traditional area of using HPC is reducing its usage, but the other use cases simply seem to grow faster.

HPCwire: Can you tell us a little about Airbus’ FuSim program — what it’s about and what are the expectations?

Dekkers: FuSim is for Future Simulation concept. It is a strategic research & technology program launched in 2006 to drastically change the aerodynamic development process.

FuSim objectives are to develop innovative computer-based simulation systems to increase the capability of fluid mechanics design processes by up to a million times, leading to significantly reduced product development lead times, as well as enhanced product optimization through investigation of breakthrough technologies such as flow control. Needless to say, this requires endless computing capacity.

Progress achieved during first phase of Fusim from 2006 to 2011 demonstrated an overall 10^3 improvement in computational fluid dynamics efficiency versus its 2005 basis.

The next big step is Megasim, planned for 2015, which targets another 10^3 improvement in CFD efficiency versus today’s basis, that is, a 10^6 improvement in comparison to 2005.

HPCwire: How important are government and academic partnerships to Airbus and EADS?

Dekkers: Especially in the area of flight physics we have long-lasting partnerships with academic institutes and programs. In this area, I specifically would like to mention C2A2S2E in Germany, Mosart in France, CFMS in UK and DOVRES in Spain.

Our typical work with academia focuses on research methods — how to improve aerodynamics analysis and methods implementation and how to best apply them.

In addition to these initiatives we are looking at an EU funded project, called PRACE, which is federating HPC research infrastructure in Europe, in order to see how the aerospace industry can benefit from European petaflops computing capacity, and eventually access exaflops for the most challenging unsteady aerodynamics and multiphysics simulations.

HPCwire: Which new or upcoming HPC technologies and developments do you think will be most significant for the aerospace industry?

Dekkers: In the area of HPC environments, we will have to deal with the strong growth in I/O management and storage. Between 2008 and 2013, I/O volumes are growing from 5 GB/calculation to 5,000 GB/calculation, which all need to be transferred, stored and displayed. Also the visualization of such data volumes represents a true challenge, not only due to its sheer size but also by having to compress the meaningful data onto available display sizes.

Also handling the physical characteristics of such HPC environments are more and more challenging. Our 200 teraflops container solutions consume several hundred kilowatts in just a couple of cubic meters of space, and need to be cooled in an environmental-friendly way. Here we will certainly need even newer technologies then we have today.

Last but not least, I believe that the efficiency of high performance computing will depend at least as much on the exponential efficiency of the algorithms used, which I would expect to contribute in the same order-of-magnitude as the performance of HPC from hardware innovations. Code must clearly be further parallelized to take benefit from the new architectures — we today still have a lot of “old fashion” code on our systems — and needs to be continuously adapted to take maximum benefit of the newest processor technologies.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

Xilinx Says Its New FPGA is World’s Largest

August 21, 2019

In this age of exploding “technology disaggregation” – in which the Big Bang emanating from the Intel x86 CPU has produced significant advances in CPU chips and a raft of alternative, accelerated architectures... Read more…

By Doug Black

Supercomputers Generate Universes to Illuminate Galactic Formation

August 20, 2019

With advanced imaging and satellite technologies, it’s easier than ever to see a galaxy – but understanding how they form (a process that can take billions of years) is a different story. Now, a team of researchers f Read more…

By Oliver Peckham

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Keys to Attracting the Newest HPC Talent – Post-Millennials

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

For engineers and scientists growing up in the 80s, the current state of HPC makes perfect sense. Read more…

Singularity Moves Up the Container Value Chain

August 20, 2019

The enterprise version of the Singularity HPC container platform released this week by Sylabs is designed to allow users to create, secure and share the high-end containers in self-hosted production deployments. The e Read more…

By George Leopold

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

IBM Deepens Plunge into Open Source; OpenPOWER to Join Linux Foundation

August 20, 2019

IBM today announced it was contributing the instruction set (ISA) for its Power microprocessor and the designs for the Open Coherent Accelerator Processor Inter Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This