Aircraft Simulations Push Computing to the Cutting Edge

By Nicole Hemsoth

January 26, 2012

Designing an aircraft is one of the more expensive endeavors in the manufacturing business. Complex engineering, strict safety regulations, and high levels of quality control, all conspire to make such development time consuming and labor intensive. It’s no surprise that large manufacturers like Boeing and Airbus have turned to computing, and especially high performance computing, to streamline the effort.

To get a sense of the current state of the art, we asked Guus Dekkers, CIO of EADS and Airbus, to shed some light on the computational challenges involved. In the interview that follows, Dekkers, who will be delivering the opening keynote on this subject at ISC’12 in Hamburg, Germany, explains how HPC is being applied to aircraft simulation today and what the future might bring.

HPCwire: Before coming to Airbus and EADS, you worked in the automotive industry. How do these industries differ in their need for, and use of, high performance computing?

Guus Dekkers: Due to the complexity of both the product and the development process, the aeronautics industry has the need to pre-load and virtualize its development process far more than is the case today in the automotive industry. Whereas in an automotive environment the number of prototypes built has been substantially reduced during the last decade, a new car model will nevertheless still see a substantial number of physical models being built. This compares to a handful of extremely expensive prototypes in the aeronautics industry, with only few — and costly! — capabilities to correct if needed.

Also the number of engineering domains in which advanced simulation is being used is far more substantial than in automotive. Because the aeronautics industry needs to address advanced technical challenges unknown to the automotive industry (ex: lightning stroke, ice accreditation prediction, calculation of dynamic loads during different flight phases, …), and also because the establishment of a physical mock-up is in the automotive industry at times the far easier and efficient way to take design decisions.

HPCwire: Is the use of HPC for aircraft simulations actually enabling engineers to come up with better, more complex designs or is its main benefit cost reduction, via the replacement of physical prototyping and testing?

Dekkers: I would say it is both. Today the engineers do no longer limit themselves to simulate an aircraft’s behavior as a static model, but use the availability of vast high performance computing power to calculate the optimal scenario under different, partially dynamic situations. This allows them to optimize important safety, environmental and performance criteria like fuel-burn, noise, aerodynamics optimizations and performance prediction for multiple scenario’s, which has been impossible in the current precision up until recently. This clearly allows us to design better aircraft.

Certainly, HPC simulation allows as well reducing physical testing — with especially reduced wind-tunnel testing — which helps to slice cost. But ultimately, being [able] to design better products pays off more.

HPCwire: What is the biggest challenge in performing aircraft simulations today? And how is it being addressed?

Dekkers: The challenges are multifold. First and most basic, the compatibility of the simulation software with the hardware architecture. This is why most companies prefer having multiple types of architectures to deal with multiple requirements.

The calibration of the simulation algorithm, its results, and its predictions with real-life also represents a challenge, especially for newer materials like carbon fiber. Here we ultimately have no other option than to validate through physical mockups.

Last but not least, linking both input and output of such a simulation cycle to the “right” aircraft configuration is not evident, that is, how do I make sure the calculations are based on the right digital mockup configuration and how can I assure that its results are reproducible for a very long time-frame?

HPCwire: Are there particular aspects of aircraft design that simulations are particularly good at optimizing?

Dekkers: Traditionally over three-fourths of our HPC capacities have been used for aerodynamic optimizations, which is not a surprise to anyone, I believe. However, we currently see a clear trend shifting its use toward multi-disciplinary design and optimization, aero-acoustics and system integration. This does not mean that the traditional area of using HPC is reducing its usage, but the other use cases simply seem to grow faster.

HPCwire: Can you tell us a little about Airbus’ FuSim program — what it’s about and what are the expectations?

Dekkers: FuSim is for Future Simulation concept. It is a strategic research & technology program launched in 2006 to drastically change the aerodynamic development process.

FuSim objectives are to develop innovative computer-based simulation systems to increase the capability of fluid mechanics design processes by up to a million times, leading to significantly reduced product development lead times, as well as enhanced product optimization through investigation of breakthrough technologies such as flow control. Needless to say, this requires endless computing capacity.

Progress achieved during first phase of Fusim from 2006 to 2011 demonstrated an overall 10^3 improvement in computational fluid dynamics efficiency versus its 2005 basis.

The next big step is Megasim, planned for 2015, which targets another 10^3 improvement in CFD efficiency versus today’s basis, that is, a 10^6 improvement in comparison to 2005.

HPCwire: How important are government and academic partnerships to Airbus and EADS?

Dekkers: Especially in the area of flight physics we have long-lasting partnerships with academic institutes and programs. In this area, I specifically would like to mention C2A2S2E in Germany, Mosart in France, CFMS in UK and DOVRES in Spain.

Our typical work with academia focuses on research methods — how to improve aerodynamics analysis and methods implementation and how to best apply them.

In addition to these initiatives we are looking at an EU funded project, called PRACE, which is federating HPC research infrastructure in Europe, in order to see how the aerospace industry can benefit from European petaflops computing capacity, and eventually access exaflops for the most challenging unsteady aerodynamics and multiphysics simulations.

HPCwire: Which new or upcoming HPC technologies and developments do you think will be most significant for the aerospace industry?

Dekkers: In the area of HPC environments, we will have to deal with the strong growth in I/O management and storage. Between 2008 and 2013, I/O volumes are growing from 5 GB/calculation to 5,000 GB/calculation, which all need to be transferred, stored and displayed. Also the visualization of such data volumes represents a true challenge, not only due to its sheer size but also by having to compress the meaningful data onto available display sizes.

Also handling the physical characteristics of such HPC environments are more and more challenging. Our 200 teraflops container solutions consume several hundred kilowatts in just a couple of cubic meters of space, and need to be cooled in an environmental-friendly way. Here we will certainly need even newer technologies then we have today.

Last but not least, I believe that the efficiency of high performance computing will depend at least as much on the exponential efficiency of the algorithms used, which I would expect to contribute in the same order-of-magnitude as the performance of HPC from hardware innovations. Code must clearly be further parallelized to take benefit from the new architectures — we today still have a lot of “old fashion” code on our systems — and needs to be continuously adapted to take maximum benefit of the newest processor technologies.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

HPE Extreme Performance Solutions

“Lunch & Learn” to Explore the Growing Applications of Genomic Analytics

In the digital age of medicine, healthcare providers are rapidly transforming their approach to patient care. Traditional technologies are no longer sufficient to process vast quantities of medical data (including patient histories, treatment plans, diagnostic reports, and more), challenging organizations to invest in a new style of IT to enable faster and higher-quality care. Read more…

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This