3D Torus Topology with InfiniBand at San Diego Supercomputing Center

By Nicole Hemsoth

January 30, 2012

The San Diego Supercomputing Center Gordon Supercomputer was built in response to a call from the National Science Foundation (NSF) to deploy a “data intensive” computer.     With this in mind, Gordon was designed for running data-intensive applications spanning domains such as genomics, graph problems, geophysics, and data mining. Scientific researches will include the analysis of individual genomes to tailor drugs to specific patients, the development of more accurate models to predict the impact of earthquakes on buildings and other structures, and simulations that offer greater insight into what’s happening to the planet’s climate.

CAPABILITIES OF THE GORDON SUPERCOMPUTER

The SDSC Gordon cluster is composed of over 1,000 compute nodes based on the Intel Xeon processor E5 family.   The supercomputer also employs a number of unique capabilities to provide the data-intensive applications it was built to run.   One of these features is very fast access to storage via 64 I/O nodes incorporating 300TB of high performance SSD flash-based memory connected over the InfiniBand fabric.  This flash memory will help speed access to storage that is traditionally limited by the slower spinning disk-based storage.      One benefit of this fast storage is to enable the manipulation of massive graphs that arise in many data-intensive fields, including bioinformatics, social networks and neuroscience. In these applications, large databases could be loaded into flash memory and queried with much lower latency than if they were resident on disk.

Each of these I/O nodes is capable of more than 560K IOPS, or 35M IOPS for the full system, making it what SDSC believes is the fastest supercomputer ever commissioned by the NSF in terms of I/O operations.   For comparison purposes, the flash storage is large enough to store the entire 100,000 Netflix movie catalog (and still have room to spare), and is fast enough to deliver more than 200 Netflix movies in a single second.  

Another concept unique to the Gordon cluster is the ‘Supernode’ architecture.    Each Gordon supernode consists of 32 HPC compute nodes and is capable of 240 GFLOPS/node and 64 GBof RAM per node.   Each supernode also incorporates 2 of the high speed I/O nodes detailed above.   When tied together by virtual shared memory, each of the system’s 32 supernodes has the potential of 7.7 TFLOP of compute power and 10 TB of memory.    An additional benefit of the cluster is the use of the supernodes are completely programmable, so the nodes can be allocated either as traditional HPC nodes, as supernodes, or as combinations of the two.  

A 3D TORUS TOPOLOGY

SDSC chose to deploy a 3D Torus topology for the Gordon fabric.   There are considerations to take into account when selecting between a 3D Torus and alternate topologies, but in some clusters there are key characteristics of a 3D Torus that make it a good choice.     When comparing the 3D Torus to other topologies, the most often considered alternative is a fat-tree topology, which is the most commonly used topology for InfiniBand fabrics today.    With a fat-tree topology, every node has equal access bandwidth to every other node in the cluster.   Fat-tree is a great topology for running large scale applications where nodes do a lot of communication with each other, e.g., large MPI jobs.   In contrast, a 3D Torus topology is best used for applications that use communications between localized compute nodes, as this locality is usually a requirement to achieve optimal performance with a torus.   Given the data intensive applications that are targeted for Gordon, and the nature of these applications where in many cases localization constraints within the application are employed, the 3D Torus architecture made sense from a performance perspective.  

There are additional advantages to be gained by using a 3D Torus topology that make it appealing for certain installations.   In general the cabling of the cluster can be simpler, and also shorter cables can be utilized to build the cluster.   This provides for a cost effective, power efficient and resilient design.    Also, if future expansion is a requirement, the 3D Torus can be added to with very little re-cabling necessary.   The ends of the torus are simply disconnected, servers are added, and then the torus is reconnected at the end points.

3D TORUS IMPLEMENTATION

To build their 3D Torus network, SDSC relied on InfiniBand hardware and software from Mellanox Technologies.    The 3D Torus was built using 36-port switch nodes in a 4x4x4 configuration, for a total of 64 torus junctions.   Each of these junctions connects to 16 compute nodes, and 2 IO nodes, with inter-node links using 3 switch ports in each of the +/- X, Y, and Z directions.   Utilizing 40Gb/s QDR technology, this delivers over 12 GB/s of bandwidth in each direction.    The cluster also employs a dual-rail technology, meaning two independent HCAs are populate in each server, and each HCA is connected to a separate 4x4x4 torus network.   This provides the applications double the throughput from a server, or over 7 GB/s injection rate into the network.  

 

 

Fig. 1   4x4x4 3D-Torus Logical Deployment Diagram

Mellanox used a unique algorithm called ‘Torus-2QOS’ to provide the packet routing configuration through the switching fabric.    This algorithm, originally developed at Sandia National Laboratories, is based on Direct Ordered Routing (DOR) routing principles, but has the unique capability of being able to handle the loop wiring nature of a torus, and to also provide a level of Quality of Service (QOS) within the torus.   QOS in important as it allows different traffic types, or service levels,  their own dedicated network resources that won’t interfere with traffic from other service levels.   This is especially useful in a cluster like Gordon, as the storage traffic from the IO nodes can run on their own service level from the compute traffic, giving each of these traffic types their own set of resources within the network where they won’t interfere with each other.    

The Torus-2QOS algorithm that was deployed also has many advanced features, including its level of resiliency.   The routing is setup in such a way that it can ‘self-heal’ and reroute around multiple cable failures as well as a complete switch failure.   This rerouting is done automatically by the subnet management entity that is managing the fabric, and is done independently and without the knowledge of the applications running over the fabric.  

While the details and interworking’s of the 3D Torus algorithm are beyond the scope of this article, from a simple conceptual view, separate ‘virtual fabric’ are employed in the switching network and used by the applications to avoid the credit loops discussed above.   For example, a dateline is drawn in each plane of the torus, and if the packets cross this dateline they run over a different ‘virtual fabric’ from packets that do not cross the dateline.    In this way, no loops are can be formed across the torus.  Applications need to be aware of the correct ‘virtual fabrics’ to use when communicating to another server.   Because InfiniBand uses a centralized management scheme, it is a rather straightforward process for the application to be given the ‘virtual fabric’ information from this centralized manager whenever setting up a connection to another server.    Since most applications use this mechanism anyways, no changes to the application were necessary to be able to use the 3D Torus.  

THE FUTURE OF 3D TORUS WITH INFINIBAND

The software that Mellanox deployed on the cluster is now industry standard and part of the open source community Open Fabric stack.   This includes the subnet management routing algorithms, the management tools, and the application support to run over a 3D Torus topology.   The San Diego Supercomputing Gordon cluster shows that it is feasible and practical to run a 3D Torus topology with InfiniBand.   It also shows the power and flexibility of InfiniBand to be able to run different topologies depending on the performance goals, architecture and cost targets of the supercomputer. 

http://www.mellanox.com

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Study Identifies Best Practices for Public-Private HPC Engagement

August 22, 2017

What's the best way for HPC centers in the public sphere to engage with private industry partners to boost the competitiveness of the companies and the larger communities? That question is at the heart of a new study pub Read more…

By Tiffany Trader

Google Launches Site to Share its NYC-based Algorithm Research

August 22, 2017

Much of Google’s algorithm development occurs in groups scattered throughout New York City. Yesterday, Google launched a single website - NYC Algorithms and Optimization Team page - to provide a deeper view into all of Read more…

By John Russell

Dell Strikes Reseller Deal with Atos; Supplants SGI

August 22, 2017

Dell EMC and Atos announced a reseller deal today in which Dell will offer Atos’ high-end 8- and 16-socket Bullion servers. Some move from Dell had been expected following Hewlett Packard Enterprise’s purchase of SGI Read more…

By John Russell

HPE Extreme Performance Solutions

Leveraging Deep Learning for Fraud Detection

Advancements in computing technologies and the expanding use of e-commerce platforms have dramatically increased the risk of fraud for financial services companies and their customers. Read more…

Glimpses of Today’s Total Solar Eclipse

August 21, 2017

Here are a few arresting images posted by NASA of today’s total solar eclipse. Such astronomical events have always captured our imagination and it’s not hard to understand why such occurrences were often greeted wit Read more…

By John Russell

Study Identifies Best Practices for Public-Private HPC Engagement

August 22, 2017

What's the best way for HPC centers in the public sphere to engage with private industry partners to boost the competitiveness of the companies and the larger c Read more…

By Tiffany Trader

Tech Giants Outline Battle Plans for Future HPC Market

August 21, 2017

Four companies engaged in a cage fight for leadership in the emerging HPC market of the 2020s are, despite deep differences in some areas, in violent agreement Read more…

By Doug Black

Microsoft Bolsters Azure With Cloud HPC Deal

August 15, 2017

Microsoft has acquired cloud computing software vendor Cycle Computing in a move designed to bring orchestration tools along with high-end computing access capabilities to the cloud. Terms of the acquisition were not disclosed. Read more…

By George Leopold

HPE Ships Supercomputer to Space Station, Final Destination Mars

August 14, 2017

With a manned mission to Mars on the horizon, the demand for space-based supercomputing is at hand. Today HPE and NASA sent the first off-the-shelf HPC system i Read more…

By Tiffany Trader

AMD EPYC Video Takes Aim at Intel’s Broadwell

August 14, 2017

Let the benchmarking begin. Last week, AMD posted a YouTube video in which one of its EPYC-based systems outperformed a ‘comparable’ Intel Broadwell-based s Read more…

By John Russell

Deep Learning Thrives in Cancer Moonshot

August 8, 2017

The U.S. War on Cancer, certainly a worthy cause, is a collection of programs stretching back more than 40 years and abiding under many banners. The latest is t Read more…

By John Russell

IBM Raises the Bar for Distributed Deep Learning

August 8, 2017

IBM is announcing today an enhancement to its PowerAI software platform aimed at facilitating the practical scaling of AI models on today’s fastest GPUs. Scal Read more…

By Tiffany Trader

IBM Storage Breakthrough Paves Way for 330TB Tape Cartridges

August 3, 2017

IBM announced yesterday a new record for magnetic tape storage that it says will keep tape storage density on a Moore's law-like path far into the next decade. Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Leading Solution Providers

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This