3D Torus Topology with InfiniBand at San Diego Supercomputing Center

By Nicole Hemsoth

January 30, 2012

The San Diego Supercomputing Center Gordon Supercomputer was built in response to a call from the National Science Foundation (NSF) to deploy a “data intensive” computer.     With this in mind, Gordon was designed for running data-intensive applications spanning domains such as genomics, graph problems, geophysics, and data mining. Scientific researches will include the analysis of individual genomes to tailor drugs to specific patients, the development of more accurate models to predict the impact of earthquakes on buildings and other structures, and simulations that offer greater insight into what’s happening to the planet’s climate.

CAPABILITIES OF THE GORDON SUPERCOMPUTER

The SDSC Gordon cluster is composed of over 1,000 compute nodes based on the Intel Xeon processor E5 family.   The supercomputer also employs a number of unique capabilities to provide the data-intensive applications it was built to run.   One of these features is very fast access to storage via 64 I/O nodes incorporating 300TB of high performance SSD flash-based memory connected over the InfiniBand fabric.  This flash memory will help speed access to storage that is traditionally limited by the slower spinning disk-based storage.      One benefit of this fast storage is to enable the manipulation of massive graphs that arise in many data-intensive fields, including bioinformatics, social networks and neuroscience. In these applications, large databases could be loaded into flash memory and queried with much lower latency than if they were resident on disk.

Each of these I/O nodes is capable of more than 560K IOPS, or 35M IOPS for the full system, making it what SDSC believes is the fastest supercomputer ever commissioned by the NSF in terms of I/O operations.   For comparison purposes, the flash storage is large enough to store the entire 100,000 Netflix movie catalog (and still have room to spare), and is fast enough to deliver more than 200 Netflix movies in a single second.  

Another concept unique to the Gordon cluster is the ‘Supernode’ architecture.    Each Gordon supernode consists of 32 HPC compute nodes and is capable of 240 GFLOPS/node and 64 GBof RAM per node.   Each supernode also incorporates 2 of the high speed I/O nodes detailed above.   When tied together by virtual shared memory, each of the system’s 32 supernodes has the potential of 7.7 TFLOP of compute power and 10 TB of memory.    An additional benefit of the cluster is the use of the supernodes are completely programmable, so the nodes can be allocated either as traditional HPC nodes, as supernodes, or as combinations of the two.  

A 3D TORUS TOPOLOGY

SDSC chose to deploy a 3D Torus topology for the Gordon fabric.   There are considerations to take into account when selecting between a 3D Torus and alternate topologies, but in some clusters there are key characteristics of a 3D Torus that make it a good choice.     When comparing the 3D Torus to other topologies, the most often considered alternative is a fat-tree topology, which is the most commonly used topology for InfiniBand fabrics today.    With a fat-tree topology, every node has equal access bandwidth to every other node in the cluster.   Fat-tree is a great topology for running large scale applications where nodes do a lot of communication with each other, e.g., large MPI jobs.   In contrast, a 3D Torus topology is best used for applications that use communications between localized compute nodes, as this locality is usually a requirement to achieve optimal performance with a torus.   Given the data intensive applications that are targeted for Gordon, and the nature of these applications where in many cases localization constraints within the application are employed, the 3D Torus architecture made sense from a performance perspective.  

There are additional advantages to be gained by using a 3D Torus topology that make it appealing for certain installations.   In general the cabling of the cluster can be simpler, and also shorter cables can be utilized to build the cluster.   This provides for a cost effective, power efficient and resilient design.    Also, if future expansion is a requirement, the 3D Torus can be added to with very little re-cabling necessary.   The ends of the torus are simply disconnected, servers are added, and then the torus is reconnected at the end points.

3D TORUS IMPLEMENTATION

To build their 3D Torus network, SDSC relied on InfiniBand hardware and software from Mellanox Technologies.    The 3D Torus was built using 36-port switch nodes in a 4x4x4 configuration, for a total of 64 torus junctions.   Each of these junctions connects to 16 compute nodes, and 2 IO nodes, with inter-node links using 3 switch ports in each of the +/- X, Y, and Z directions.   Utilizing 40Gb/s QDR technology, this delivers over 12 GB/s of bandwidth in each direction.    The cluster also employs a dual-rail technology, meaning two independent HCAs are populate in each server, and each HCA is connected to a separate 4x4x4 torus network.   This provides the applications double the throughput from a server, or over 7 GB/s injection rate into the network.  

 

 

Fig. 1   4x4x4 3D-Torus Logical Deployment Diagram

Mellanox used a unique algorithm called ‘Torus-2QOS’ to provide the packet routing configuration through the switching fabric.    This algorithm, originally developed at Sandia National Laboratories, is based on Direct Ordered Routing (DOR) routing principles, but has the unique capability of being able to handle the loop wiring nature of a torus, and to also provide a level of Quality of Service (QOS) within the torus.   QOS in important as it allows different traffic types, or service levels,  their own dedicated network resources that won’t interfere with traffic from other service levels.   This is especially useful in a cluster like Gordon, as the storage traffic from the IO nodes can run on their own service level from the compute traffic, giving each of these traffic types their own set of resources within the network where they won’t interfere with each other.    

The Torus-2QOS algorithm that was deployed also has many advanced features, including its level of resiliency.   The routing is setup in such a way that it can ‘self-heal’ and reroute around multiple cable failures as well as a complete switch failure.   This rerouting is done automatically by the subnet management entity that is managing the fabric, and is done independently and without the knowledge of the applications running over the fabric.  

While the details and interworking’s of the 3D Torus algorithm are beyond the scope of this article, from a simple conceptual view, separate ‘virtual fabric’ are employed in the switching network and used by the applications to avoid the credit loops discussed above.   For example, a dateline is drawn in each plane of the torus, and if the packets cross this dateline they run over a different ‘virtual fabric’ from packets that do not cross the dateline.    In this way, no loops are can be formed across the torus.  Applications need to be aware of the correct ‘virtual fabrics’ to use when communicating to another server.   Because InfiniBand uses a centralized management scheme, it is a rather straightforward process for the application to be given the ‘virtual fabric’ information from this centralized manager whenever setting up a connection to another server.    Since most applications use this mechanism anyways, no changes to the application were necessary to be able to use the 3D Torus.  

THE FUTURE OF 3D TORUS WITH INFINIBAND

The software that Mellanox deployed on the cluster is now industry standard and part of the open source community Open Fabric stack.   This includes the subnet management routing algorithms, the management tools, and the application support to run over a 3D Torus topology.   The San Diego Supercomputing Gordon cluster shows that it is feasible and practical to run a 3D Torus topology with InfiniBand.   It also shows the power and flexibility of InfiniBand to be able to run different topologies depending on the performance goals, architecture and cost targets of the supercomputer. 

http://www.mellanox.com

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

AWS Embraces FPGAs, ‘Elastic’ GPUs

December 2, 2016

A new instance type rolled out this week by Amazon Web Services is based on customizable field programmable gate arrays that promise to strike a balance between performance and cost as emerging workloads create requirements often unmet by general-purpose processors. Read more…

By George Leopold

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Weekly Twitter Roundup (Dec. 1, 2016)

December 1, 2016

Here at HPCwire, we aim to keep the HPC community apprised of the most relevant and interesting news items that get tweeted throughout the week. Read more…

By Thomas Ayres

HPC Career Notes (Dec. 2016)

December 1, 2016

In this monthly feature, we’ll keep you up-to-date on the latest career developments for individuals in the high performance computing community. Read more…

By Thomas Ayres

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

IBM and NSF Computing Pioneer Erich Bloch Dies at 91

November 30, 2016

Erich Bloch, a computational pioneer whose competitive zeal and commercial bent helped transform the National Science Foundation while he was its director, died last Friday at age 91. Bloch was a productive force to be reckoned. During his long stint at IBM prior to joining NSF Bloch spearheaded development of the “Stretch” supercomputer and IBM’s phenomenally successful System/360. Read more…

By John Russell

Pioneering Programmers Awarded Presidential Medal of Freedom

November 30, 2016

In an awards ceremony on November 22, President Barack Obama recognized 21 recipients with the Presidential Medal of Freedom, the Nation’s highest civilian honor. Read more…

By Tiffany Trader

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

Nvidia Sees Bright Future for AI Supercomputing

November 23, 2016

Graphics chipmaker Nvidia made a strong showing at SC16 in Salt Lake City last week. Read more…

By Tiffany Trader

HPE-SGI to Tackle Exascale and Enterprise Targets

November 22, 2016

At first blush, and maybe second blush too, Hewlett Packard Enterprise’s (HPE) purchase of SGI seems like an unambiguous win-win. SGI’s advanced shared memory technology, its popular UV product line (Hanna), deep vertical market expertise, and services-led go-to-market capability all give HPE a leg up in its drive to remake itself. Bear in mind HPE came into existence just a year ago with the split of Hewlett-Packard. The computer landscape, including HPC, is shifting with still unclear consequences. One wonders who’s next on the deal block following Dell’s recent merger with EMC. Read more…

By John Russell

Intel Details AI Hardware Strategy for Post-GPU Age

November 21, 2016

Last week at SC16, Intel revealed its product roadmap for embedding its processors with key capabilities and attributes needed to take artificial intelligence (AI) to the next level. Read more…

By Alex Woodie

SC Says Farewell to Salt Lake City, See You in Denver

November 18, 2016

After an intense four-day flurry of activity (and a cold snap that brought some actual snow flurries), the SC16 show floor closed yesterday (Thursday) and the always-extensive technical program wound down today. Read more…

By Tiffany Trader

D-Wave SC16 Update: What’s Bo Ewald Saying These Days

November 18, 2016

Tucked in a back section of the SC16 exhibit hall, quantum computing pioneer D-Wave has been talking up its new 2000-qubit processor announced in September. Forget for a moment the criticism sometimes aimed at D-Wave. This small Canadian company has sold several machines including, for example, ones to Lockheed and NASA, and has worked with Google on mapping machine learning problems to quantum computing. In July Los Alamos National Laboratory took possession of a 1000-quibit D-Wave 2X system that LANL ordered a year ago around the time of SC15. Read more…

By John Russell

Why 2016 Is the Most Important Year in HPC in Over Two Decades

August 23, 2016

In 1994, two NASA employees connected 16 commodity workstations together using a standard Ethernet LAN and installed open-source message passing software that allowed their number-crunching scientific application to run on the whole “cluster” of machines as if it were a single entity. Read more…

By Vincent Natoli, Stone Ridge Technology

IBM Advances Against x86 with Power9

August 30, 2016

After offering OpenPower Summit attendees a limited preview in April, IBM is unveiling further details of its next-gen CPU, Power9, which the tech mainstay is counting on to regain market share ceded to rival Intel. Read more…

By Tiffany Trader

AWS Beats Azure to K80 General Availability

September 30, 2016

Amazon Web Services has seeded its cloud with Nvidia Tesla K80 GPUs to meet the growing demand for accelerated computing across an increasingly-diverse range of workloads. The P2 instance family is a welcome addition for compute- and data-focused users who were growing frustrated with the performance limitations of Amazon's G2 instances, which are backed by three-year-old Nvidia GRID K520 graphics cards. Read more…

By Tiffany Trader

Think Fast – Is Neuromorphic Computing Set to Leap Forward?

August 15, 2016

Steadily advancing neuromorphic computing technology has created high expectations for this fundamentally different approach to computing. Read more…

By John Russell

The Exascale Computing Project Awards $39.8M to 22 Projects

September 7, 2016

The Department of Energy’s Exascale Computing Project (ECP) hit an important milestone today with the announcement of its first round of funding, moving the nation closer to its goal of reaching capable exascale computing by 2023. Read more…

By Tiffany Trader

HPE Gobbles SGI for Larger Slice of $11B HPC Pie

August 11, 2016

Hewlett Packard Enterprise (HPE) announced today that it will acquire rival HPC server maker SGI for $7.75 per share, or about $275 million, inclusive of cash and debt. The deal ends the seven-year reprieve that kept the SGI banner flying after Rackable Systems purchased the bankrupt Silicon Graphics Inc. for $25 million in 2009 and assumed the SGI brand. Bringing SGI into its fold bolsters HPE's high-performance computing and data analytics capabilities and expands its position... Read more…

By Tiffany Trader

ARM Unveils Scalable Vector Extension for HPC at Hot Chips

August 22, 2016

ARM and Fujitsu today announced a scalable vector extension (SVE) to the ARMv8-A architecture intended to enhance ARM capabilities in HPC workloads. Fujitsu is the lead silicon partner in the effort (so far) and will use ARM with SVE technology in its post K computer, Japan’s next flagship supercomputer planned for the 2020 timeframe. This is an important incremental step for ARM, which seeks to push more aggressively into mainstream and HPC server markets. Read more…

By John Russell

IBM Debuts Power8 Chip with NVLink and Three New Systems

September 8, 2016

Not long after revealing more details about its next-gen Power9 chip due in 2017, IBM today rolled out three new Power8-based Linux servers and a new version of its Power8 chip featuring Nvidia’s NVLink interconnect. Read more…

By John Russell

Leading Solution Providers

Vectors: How the Old Became New Again in Supercomputing

September 26, 2016

Vector instructions, once a powerful performance innovation of supercomputing in the 1970s and 1980s became an obsolete technology in the 1990s. But like the mythical phoenix bird, vector instructions have arisen from the ashes. Here is the history of a technology that went from new to old then back to new. Read more…

By Lynd Stringer

US, China Vie for Supercomputing Supremacy

November 14, 2016

The 48th edition of the TOP500 list is fresh off the presses and while there is no new number one system, as previously teased by China, there are a number of notable entrants from the US and around the world and significant trends to report on. Read more…

By Tiffany Trader

Intel Launches Silicon Photonics Chip, Previews Next-Gen Phi for AI

August 18, 2016

At the Intel Developer Forum, held in San Francisco this week, Intel Senior Vice President and General Manager Diane Bryant announced the launch of Intel's Silicon Photonics product line and teased a brand-new Phi product, codenamed "Knights Mill," aimed at machine learning workloads. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

Beyond von Neumann, Neuromorphic Computing Steadily Advances

March 21, 2016

Neuromorphic computing – brain inspired computing – has long been a tantalizing goal. The human brain does with around 20 watts what supercomputers do with megawatts. And power consumption isn’t the only difference. Fundamentally, brains ‘think differently’ than the von Neumann architecture-based computers. While neuromorphic computing progress has been intriguing, it has still not proven very practical. Read more…

By John Russell

Dell EMC Engineers Strategy to Democratize HPC

September 29, 2016

The freshly minted Dell EMC division of Dell Technologies is on a mission to take HPC mainstream with a strategy that hinges on engineered solutions, beginning with a focus on three industry verticals: manufacturing, research and life sciences. "Unlike traditional HPC where everybody bought parts, assembled parts and ran the workloads and did iterative engineering, we want folks to focus on time to innovation and let us worry about the infrastructure," said Jim Ganthier, senior vice president, validated solutions organization at Dell EMC Converged Platforms Solution Division. Read more…

By Tiffany Trader

Container App ‘Singularity’ Eases Scientific Computing

October 20, 2016

HPC container platform Singularity is just six months out from its 1.0 release but already is making inroads across the HPC research landscape. It's in use at Lawrence Berkeley National Laboratory (LBNL), where Singularity founder Gregory Kurtzer has worked in the High Performance Computing Services (HPCS) group for 16 years. Read more…

By Tiffany Trader

Micron, Intel Prepare to Launch 3D XPoint Memory

August 16, 2016

Micron Technology used last week’s Flash Memory Summit to roll out its new line of 3D XPoint memory technology jointly developed with Intel while demonstrating the technology in solid-state drives. Micron claimed its Quantx line delivers PCI Express (PCIe) SSD performance with read latencies at less than 10 microseconds and writes at less than 20 microseconds. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Share This