SeaMicro Launches High-End Microserver

By Michael Feldman

February 1, 2012

Server maker SeaMicro has unveiled the SM10000-XE, a new microserver aimed squarely at the burgeoning ultra-scale datacenter market. The company is best known for pioneering the microserver space using Intel’s power-sipping Atom CPUs, but in this latest offering, SeaMicro has opted for high powered, low-wattage Sandy Bridge Xeons, which expands the application horizons of microservers considerably.

Microservers were originally invented to drastically shrink the power and space associated with large-scale computing. Up until now though, microservers have been powered by relatively low performance processors, such as the Atom CPU and 32-bit ARM chips. By necessity, that meant the application set was limited to light-weight workloads that could be highly parallelized, such as web serving and batch analytics.

With the addition of low-wattage but more performant Xeons into the mix, SeaMicro is looking to expand the microserver business into what it calls “brawny applications.” That includes more traditional enterprise workloads like Java, PHP, MemCacheD, and NoSQL, as well as web-based database processing. SeaMicro CEO Andrew Feldman characterized the new Xeon-powered SM10000-XE as the “the mainstreaming of the microserver.”

The SM10000-XE, which lists for $138,000, is a chassis that houses 64 single-socket compute nodes. Each node consists of a 45W quad-core Xeon (E3-1260L) and up to 32 GB of Samsung’s power-efficient DRAM (1.35V, 30nm process technology). A SATA slot is available for an optional hard disk or SSD and Ethernet uplinks of either the GigE or 10GigE variety are available to connect the box to the outside world.

The microserver nodes are strung together in a 3D torus with SeaMicro’s high bandwidth, low latency “Freedom Supercompute Fabric.” It provide a whopping 10 GigE bandwidth to each socket — 1.28 terabits across the whole chassis. As such, it replaces around 1,000 GigE switches, which saves hundreds of thousands of dollars in up-front cost, as well as substantial energy costs over the system’s lifetime.

The 64-node chassis fits in a 10U form factor and draws a modest 3.5 KW. According to Feldman that’s about three times the density and one half the power of competing x86 solutions. And thanks to the interprocessor fabric, the CPUs have access to 12 times the external bandwidth of a conventional server. Feldman says 20 of these SM10000-XE chassis have enough computational muscle to run Amazon’s entire web e-retail business. “This is quite simply the most efficient Xeon server ever built,” he claims.

Such density is achieved with the help of SeaMicro’s own Freedom ASIC, the technology that distinguishes the company’s microserver from its competitors. The ASIC encapsulates not only the Freedom fabric interconnect, but also I/O virtualization logic which SeaMicro says replaces 90 percent of the motherboard components, including external I/O and network interface chips. Also included on the ASIC is something called TIO (Turn It Off), which can shut down unused logic blocks on the CPU, further reducing the power draw.

Because of all this consolidation, only three components remain on the motherboard: the CPU (plus CPU chipset), the DRAM chips, and SeaMicro’s ASIC. The entire chipset fits onto an 11-by-5.5-inch card, but that doesn’t include a SATA drive or SSD if the customer opts for such storage.

Although Feldman claims that the SM10000-XE will propel the microserver into “every nook and cranny of the scale-out datacenter,” at no time did he mention high performance computing, an application area that also becoming space and power limited. But many embarrassing parallel applications, scientific or otherwise, are actually well suited to this architecture. That’s assuming the code can be sliced up in such a way that its memory requirements per node don’t exceed the relatively modest 32GB limit. Unfortunately, there is no cache coherency across nodes.

Applications fitting this profile would be things like genomic analysis, certain types of seismic analysis, large-scale image rendering, and all sorts of scientific data mining. The fact that the low latency Freedom fabric can feed each CPU with 10GigE (2.5 gigabits/second per core) suggests MPI-based applications should fare rather well on this architecture.

Keep in mind that the low-wattage Xeon E3-1260L used in the SM10000-XE provides quite respectable performance. Since the chip is part of the Sandy Bridge family, it supports the new AVX floating point instructions, which means each core can execute 8 double precision FP instructions per clock cycle. So at 2.4GHz, the quad-core E3-1260L delivers a peak performance of 76.8 gigaflops (4.9 teraflops for the entire chassis). That works out to about 1400 megaflops/watt, which could place an SM10000-XE system in the top ten of the latest Green500 list.

The nice thing about the SeaMicro fabric and I/O virtualization technology is that it is designed to be chip agnostic. The ease which the company can do that is enabled by hooking the fabric into the standard PCIe interface on the host processor. If other low-power processors come along (think 64-bit ARM), SeaMicro should be able to build microservers around those chips in fairly short order.

Because the Xeon is the mainstream chip in commercial clusters today, SeaMicro intends to sell more of these boxes than they did with their Atom-based offerings. Even without the SM10000-XE though, the company has been doing “phenomenal,” according to Feldman.  Although he didn’t offer how much revenue his company collected during their first year of business (2011), Feldman says it was more than the combined sales of Riverbed, 3PAR, Aruba Networks and Data Domain combined during their first year. “It looks pretty bright out there right now,” he says.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This