SeaMicro Launches High-End Microserver

By Michael Feldman

February 1, 2012

Server maker SeaMicro has unveiled the SM10000-XE, a new microserver aimed squarely at the burgeoning ultra-scale datacenter market. The company is best known for pioneering the microserver space using Intel’s power-sipping Atom CPUs, but in this latest offering, SeaMicro has opted for high powered, low-wattage Sandy Bridge Xeons, which expands the application horizons of microservers considerably.

Microservers were originally invented to drastically shrink the power and space associated with large-scale computing. Up until now though, microservers have been powered by relatively low performance processors, such as the Atom CPU and 32-bit ARM chips. By necessity, that meant the application set was limited to light-weight workloads that could be highly parallelized, such as web serving and batch analytics.

With the addition of low-wattage but more performant Xeons into the mix, SeaMicro is looking to expand the microserver business into what it calls “brawny applications.” That includes more traditional enterprise workloads like Java, PHP, MemCacheD, and NoSQL, as well as web-based database processing. SeaMicro CEO Andrew Feldman characterized the new Xeon-powered SM10000-XE as the “the mainstreaming of the microserver.”

The SM10000-XE, which lists for $138,000, is a chassis that houses 64 single-socket compute nodes. Each node consists of a 45W quad-core Xeon (E3-1260L) and up to 32 GB of Samsung’s power-efficient DRAM (1.35V, 30nm process technology). A SATA slot is available for an optional hard disk or SSD and Ethernet uplinks of either the GigE or 10GigE variety are available to connect the box to the outside world.

The microserver nodes are strung together in a 3D torus with SeaMicro’s high bandwidth, low latency “Freedom Supercompute Fabric.” It provide a whopping 10 GigE bandwidth to each socket — 1.28 terabits across the whole chassis. As such, it replaces around 1,000 GigE switches, which saves hundreds of thousands of dollars in up-front cost, as well as substantial energy costs over the system’s lifetime.

The 64-node chassis fits in a 10U form factor and draws a modest 3.5 KW. According to Feldman that’s about three times the density and one half the power of competing x86 solutions. And thanks to the interprocessor fabric, the CPUs have access to 12 times the external bandwidth of a conventional server. Feldman says 20 of these SM10000-XE chassis have enough computational muscle to run Amazon’s entire web e-retail business. “This is quite simply the most efficient Xeon server ever built,” he claims.

Such density is achieved with the help of SeaMicro’s own Freedom ASIC, the technology that distinguishes the company’s microserver from its competitors. The ASIC encapsulates not only the Freedom fabric interconnect, but also I/O virtualization logic which SeaMicro says replaces 90 percent of the motherboard components, including external I/O and network interface chips. Also included on the ASIC is something called TIO (Turn It Off), which can shut down unused logic blocks on the CPU, further reducing the power draw.

Because of all this consolidation, only three components remain on the motherboard: the CPU (plus CPU chipset), the DRAM chips, and SeaMicro’s ASIC. The entire chipset fits onto an 11-by-5.5-inch card, but that doesn’t include a SATA drive or SSD if the customer opts for such storage.

Although Feldman claims that the SM10000-XE will propel the microserver into “every nook and cranny of the scale-out datacenter,” at no time did he mention high performance computing, an application area that also becoming space and power limited. But many embarrassing parallel applications, scientific or otherwise, are actually well suited to this architecture. That’s assuming the code can be sliced up in such a way that its memory requirements per node don’t exceed the relatively modest 32GB limit. Unfortunately, there is no cache coherency across nodes.

Applications fitting this profile would be things like genomic analysis, certain types of seismic analysis, large-scale image rendering, and all sorts of scientific data mining. The fact that the low latency Freedom fabric can feed each CPU with 10GigE (2.5 gigabits/second per core) suggests MPI-based applications should fare rather well on this architecture.

Keep in mind that the low-wattage Xeon E3-1260L used in the SM10000-XE provides quite respectable performance. Since the chip is part of the Sandy Bridge family, it supports the new AVX floating point instructions, which means each core can execute 8 double precision FP instructions per clock cycle. So at 2.4GHz, the quad-core E3-1260L delivers a peak performance of 76.8 gigaflops (4.9 teraflops for the entire chassis). That works out to about 1400 megaflops/watt, which could place an SM10000-XE system in the top ten of the latest Green500 list.

The nice thing about the SeaMicro fabric and I/O virtualization technology is that it is designed to be chip agnostic. The ease which the company can do that is enabled by hooking the fabric into the standard PCIe interface on the host processor. If other low-power processors come along (think 64-bit ARM), SeaMicro should be able to build microservers around those chips in fairly short order.

Because the Xeon is the mainstream chip in commercial clusters today, SeaMicro intends to sell more of these boxes than they did with their Atom-based offerings. Even without the SM10000-XE though, the company has been doing “phenomenal,” according to Feldman.  Although he didn’t offer how much revenue his company collected during their first year of business (2011), Feldman says it was more than the combined sales of Riverbed, 3PAR, Aruba Networks and Data Domain combined during their first year. “It looks pretty bright out there right now,” he says.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Samsung and a number of other corporations to its IBM Q Net Read more…

By Tiffany Trader

TACC Researchers Test AI Traffic Monitoring Tool in Austin

December 13, 2017

Traffic jams and mishaps are often painful and sometimes dangerous facts of life. At this week’s IEEE International Conference on Big Data being held in Boston, researchers from TACC and colleagues will present a new Read more…

By HPCwire Staff

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in what has become an overwhelmingly two-socket landscape in the d Read more…

By John Russell

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of quantum. This week, Microsoft took the next step in advanci Read more…

By Tiffany Trader

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Read more…

By Tiffany Trader

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This