AMD Unveils New Strategy for Server Silicon

By Michael Feldman

February 7, 2012

AMD is plotting a relatively conservative roadmap for its Opteron CPUs over the next year or two, even as it preps its heterogenous computing technology for the big leap into the server arena. At the company’s 2012 Financial Analyst Day last week, AMD execs re-pledged their commitment to the server market and outlined a strategy that puts less emphasis on high performance cores and design complexity and more on power efficiency and building SoC products tailored to specific datacenter workloads.

In the near term though, it will be very much business as usual for the Opteron line. The big news (or non-news) is that AMD will not follow the top-of-the-line 16-core Interlagos chip with a 20-core successor — the so-called “Terramar” CPU. Instead, the company will offer “Abu Dhabi,” which, like its predecessor, tops out at 16 cores. It also uses the same processor technology (32nm) and offers the same memory support (quad-channel DDR3) There is no support for PCIe Gen 3, which was skipped for this go-around with the rationale that the newer, faster bus interface won’t be needed “until the market is better positioned for wide adoption of that very high-end technology.”

Abu Dhabi and the other next-generation Opterons (“Seoul” and “Delhi”) will be based on a new core architecture, known as “Piledriver,” and are scheduled to be launched in the second half of 2012. Rather than a complete redesign, Piledriver appears to be a tweak of the modular CPU design AMD pioneered with Bulldozer last year. The architectural enhancements include new ISA extensions and improved IPC. Essentially AMD is doing two tocks (microarchitecture redesign) in a row, with no intervening tick (process technology shrink).

The chipmaker’s conservative Opteron strategy may reflect some new thinking there. According to AMD’s new CTO, Mark Papermaster, in the past the company has put too much effort squeezing the last ounce of performance out of the cores, using extra design complexity to compensate for second place in semiconductor manufacturing. “We’ve gone after that last two to three percent performance, and historically it’s led to a longer development cycle,” said Papermaster. According to him, the new focus is on time-to-market and using hardware-software codesign to deliver application platforms, rather than just silicon.

Lisa Su, Senior Vice President and General Manager or AMD’s Global Business Units, said the decision not to scale up the core count on the next-generation Opterons was the result of customer feedback. According to her, rather than wanting more cores, their server clients were just interested upgraded Opteron parts that could be plugged into the existing G34 and C32 sockets. In any case, since AMD has no fab partner that is ready to move to a sub-32nm process, there really wouldn’t be additional die space available for more cores, caches, and bigger memory controllers without a much more drastic microarchitecture design.

According to Su, the new Piledriver cores will deliver more performance at the same TDP, although, at this stage, AMD is not offering any numbers that would shed light on those improvements. If the company can eke out some additional FLOPS from the Piledriver cores, along with some interesting ISA extensions, that’s probably their best shot at competing against Intel’s Sandy Bridge Xeon CPUs (E5 series), which are built on 22nm technology. The Xeon E5 CPUs are already installed in a number of top supercomputers, although the chips are not officially launched yet.
 
Delphi, in case you were wondering, is the successor to the not-yet-released Zurich CPU, which is based on the current generation Bulldozer core. Zurich is slated for release in the first half of 2012. These 1P processors will inhabit a new socket known as AM3+, code-named “Jakarta.” They are being targeted to light-weight web serving and related microserver space, which Intel has recently made a play for with its low-power Xeons and higher-end Atom chips.

Beyond Piledriver, is the Steamroller architecture, another modular CPU design that promises greater parallelism, which could mean either more cores or simultaneous multi-threading or both. After Steamroller come “Excavator,” a microarchitecture that focuses on greater performance. No dates were attached to either of these designs but 2013 and 2014, respectively, would be likely timeframes.

Of course, the other side of AMD is their GPU portfolio. But it’s notable that none of the product talk during the Financial Analyst Day mentioned the company’s FireStream offerings, the company’s discrete GPU accelerators aimed at high performance computing. In the face of nearly complete dominance of NVIDIA’s Tesla products for this space, it’s likely that AMD has ceded this market to its rival, at least for the time being.

Where AMD has a clear advantage is its ability to marry its CPU and GPU logic onto integrated heterogeneous chips, which they call APUs (accelerated processing units). All the APUs the company has developed to date have been targeted to client devices — desktops, notebooks and soon tablets. Not surprisingly, company execs devoted much attention to the APU client roadmap during the Analyst Day. But there was also a fair amount of discussion about migrating APU designs into the server space.

In particular, AMD sees custom datacenter workloads in areas like multimedia web serving, search engine processing, visual rendering, high performance computing as an opportunity for GPU acceleration in their heterogeneous computing platforms. One aspect to this is that they intend to be able to build SoC products in a modular way that combines x86 cores with their GPU designs, and do it in such a way as to tailor different chip designs to different workloads. AMD is even willing to incorporate third-party IP blocks into these SoCs, for example, fixed-function cores aimed at very specific types of processing like codec encoding/decoding.

The logic behind this strategy is that because many of these workloads are feeding the boom in web-connected mobile devices, there is a huge and rapidly growing market for such server infrastructure. “You’re not just talking about racks and racks of servers that just care about power and performance,” said Su, “you’re talking about specialty workloads, and it actually will fragment the server market a bit.”

Citing IDC numbers, AMD points to projected compounded annual growth rates of 15 percent, for cloud-based web applications; 13 percent, for virtualized workloads; and 7.3 percent, for high performance computing, over the next three years. Whether those numbers pan out as forecast and are enough to support volume production of specialized SoCs remains to be seen, but AMD doesn’t want to left with its one-trick Opteron pony if the server market starts to fragment.

Executing on that strategy is going to be the principle challenge for AMD. In the short-term, it has to find a way to get its server market share above the single-digit level — 5 to 7 percent in 2011, by most estimates — on the merits of its Opteron line. But the more difficult task ahead will be moving its heterogeneous technology into the datacenter. Although AMD has more of the pieces in place than its competitors, the heterogeneous waters here are uncharted. Nimbleness will be well-rewarded.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Cray Completes ClusterStor Deal, Sunsets Sonexion Brand

September 25, 2017

Having today completed the transaction and strategic partnership with Seagate announced back in July, Cray is now home to the ClusterStor line and will be sunsetting the Sonexion brand. This is not an acquisition; the ClusterStor assets are transferring from Seagate to Cray (minus the Seagate ClusterStor IBM Spectrum Scale product) and Cray is taking over support and maintenance for the entire ClusterStor base. Read more…

By Tiffany Trader

China’s TianHe-2A will Use Proprietary Accelerator and Boast 94 Petaflops Peak

September 25, 2017

The details of China’s upgrade to TianHe-2 (MilkyWay-2) – now TianHe-2A – were revealed last week at the Third International High Performance Computing Forum (IHPCF2017) in China. The TianHe-2A will use a proprieta Read more…

By John Russell

SC17 Preview: Invited Talk Lineup Includes Gordon Bell, Paul Messina and Many Others

September 25, 2017

With the addition of esteemed supercomputing pioneer Gordon Bell to its invited talk lineup, SC17 now boasts a total of 12 invited talks on its agenda. As SC explains, "Invited Talks are a premier component of the SC Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue’s max capacity and doubling 2016 attendee numbers), the one Read more…

By Tiffany Trader

Cray Completes ClusterStor Deal, Sunsets Sonexion Brand

September 25, 2017

Having today completed the transaction and strategic partnership with Seagate announced back in July, Cray is now home to the ClusterStor line and will be sunsetting the Sonexion brand. This is not an acquisition; the ClusterStor assets are transferring from Seagate to Cray (minus the Seagate ClusterStor IBM Spectrum Scale product) and Cray is taking over support and maintenance for the entire ClusterStor base. Read more…

By Tiffany Trader

China’s TianHe-2A will Use Proprietary Accelerator and Boast 94 Petaflops Peak

September 25, 2017

The details of China’s upgrade to TianHe-2 (MilkyWay-2) – now TianHe-2A – were revealed last week at the Third International High Performance Computing Fo Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art o Read more…

By Arno Kolster

Stanford University and UberCloud Achieve Breakthrough in Living Heart Simulations

September 21, 2017

Cardiac arrhythmia can be an undesirable and potentially lethal side effect of drugs. During this condition, the electrical activity of the heart turns chaotic, Read more…

By Wolfgang Gentzsch, UberCloud, and Francisco Sahli, Stanford University

PNNL’s Center for Advanced Tech Evaluation Seeks Wider HPC Community Ties

September 21, 2017

Two years ago the Department of Energy established the Center for Advanced Technology Evaluation (CENATE) at Pacific Northwest National Laboratory (PNNL). CENAT Read more…

By John Russell

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National Laboratory. Kothe is a 32-year veteran of DOE’s National Laboratory System. Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

GlobalFoundries: 7nm Chips Coming in 2018, EUV in 2019

June 13, 2017

GlobalFoundries has formally announced that its 7nm technology is ready for customer engagement with product tape outs expected for the first half of 2018. The Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This