AMD Unveils New Strategy for Server Silicon

By Michael Feldman

February 7, 2012

AMD is plotting a relatively conservative roadmap for its Opteron CPUs over the next year or two, even as it preps its heterogenous computing technology for the big leap into the server arena. At the company’s 2012 Financial Analyst Day last week, AMD execs re-pledged their commitment to the server market and outlined a strategy that puts less emphasis on high performance cores and design complexity and more on power efficiency and building SoC products tailored to specific datacenter workloads.

In the near term though, it will be very much business as usual for the Opteron line. The big news (or non-news) is that AMD will not follow the top-of-the-line 16-core Interlagos chip with a 20-core successor — the so-called “Terramar” CPU. Instead, the company will offer “Abu Dhabi,” which, like its predecessor, tops out at 16 cores. It also uses the same processor technology (32nm) and offers the same memory support (quad-channel DDR3) There is no support for PCIe Gen 3, which was skipped for this go-around with the rationale that the newer, faster bus interface won’t be needed “until the market is better positioned for wide adoption of that very high-end technology.”

Abu Dhabi and the other next-generation Opterons (“Seoul” and “Delhi”) will be based on a new core architecture, known as “Piledriver,” and are scheduled to be launched in the second half of 2012. Rather than a complete redesign, Piledriver appears to be a tweak of the modular CPU design AMD pioneered with Bulldozer last year. The architectural enhancements include new ISA extensions and improved IPC. Essentially AMD is doing two tocks (microarchitecture redesign) in a row, with no intervening tick (process technology shrink).

The chipmaker’s conservative Opteron strategy may reflect some new thinking there. According to AMD’s new CTO, Mark Papermaster, in the past the company has put too much effort squeezing the last ounce of performance out of the cores, using extra design complexity to compensate for second place in semiconductor manufacturing. “We’ve gone after that last two to three percent performance, and historically it’s led to a longer development cycle,” said Papermaster. According to him, the new focus is on time-to-market and using hardware-software codesign to deliver application platforms, rather than just silicon.

Lisa Su, Senior Vice President and General Manager or AMD’s Global Business Units, said the decision not to scale up the core count on the next-generation Opterons was the result of customer feedback. According to her, rather than wanting more cores, their server clients were just interested upgraded Opteron parts that could be plugged into the existing G34 and C32 sockets. In any case, since AMD has no fab partner that is ready to move to a sub-32nm process, there really wouldn’t be additional die space available for more cores, caches, and bigger memory controllers without a much more drastic microarchitecture design.

According to Su, the new Piledriver cores will deliver more performance at the same TDP, although, at this stage, AMD is not offering any numbers that would shed light on those improvements. If the company can eke out some additional FLOPS from the Piledriver cores, along with some interesting ISA extensions, that’s probably their best shot at competing against Intel’s Sandy Bridge Xeon CPUs (E5 series), which are built on 22nm technology. The Xeon E5 CPUs are already installed in a number of top supercomputers, although the chips are not officially launched yet.
 
Delphi, in case you were wondering, is the successor to the not-yet-released Zurich CPU, which is based on the current generation Bulldozer core. Zurich is slated for release in the first half of 2012. These 1P processors will inhabit a new socket known as AM3+, code-named “Jakarta.” They are being targeted to light-weight web serving and related microserver space, which Intel has recently made a play for with its low-power Xeons and higher-end Atom chips.

Beyond Piledriver, is the Steamroller architecture, another modular CPU design that promises greater parallelism, which could mean either more cores or simultaneous multi-threading or both. After Steamroller come “Excavator,” a microarchitecture that focuses on greater performance. No dates were attached to either of these designs but 2013 and 2014, respectively, would be likely timeframes.

Of course, the other side of AMD is their GPU portfolio. But it’s notable that none of the product talk during the Financial Analyst Day mentioned the company’s FireStream offerings, the company’s discrete GPU accelerators aimed at high performance computing. In the face of nearly complete dominance of NVIDIA’s Tesla products for this space, it’s likely that AMD has ceded this market to its rival, at least for the time being.

Where AMD has a clear advantage is its ability to marry its CPU and GPU logic onto integrated heterogeneous chips, which they call APUs (accelerated processing units). All the APUs the company has developed to date have been targeted to client devices — desktops, notebooks and soon tablets. Not surprisingly, company execs devoted much attention to the APU client roadmap during the Analyst Day. But there was also a fair amount of discussion about migrating APU designs into the server space.

In particular, AMD sees custom datacenter workloads in areas like multimedia web serving, search engine processing, visual rendering, high performance computing as an opportunity for GPU acceleration in their heterogeneous computing platforms. One aspect to this is that they intend to be able to build SoC products in a modular way that combines x86 cores with their GPU designs, and do it in such a way as to tailor different chip designs to different workloads. AMD is even willing to incorporate third-party IP blocks into these SoCs, for example, fixed-function cores aimed at very specific types of processing like codec encoding/decoding.

The logic behind this strategy is that because many of these workloads are feeding the boom in web-connected mobile devices, there is a huge and rapidly growing market for such server infrastructure. “You’re not just talking about racks and racks of servers that just care about power and performance,” said Su, “you’re talking about specialty workloads, and it actually will fragment the server market a bit.”

Citing IDC numbers, AMD points to projected compounded annual growth rates of 15 percent, for cloud-based web applications; 13 percent, for virtualized workloads; and 7.3 percent, for high performance computing, over the next three years. Whether those numbers pan out as forecast and are enough to support volume production of specialized SoCs remains to be seen, but AMD doesn’t want to left with its one-trick Opteron pony if the server market starts to fragment.

Executing on that strategy is going to be the principle challenge for AMD. In the short-term, it has to find a way to get its server market share above the single-digit level — 5 to 7 percent in 2011, by most estimates — on the merits of its Opteron line. But the more difficult task ahead will be moving its heterogeneous technology into the datacenter. Although AMD has more of the pieces in place than its competitors, the heterogeneous waters here are uncharted. Nimbleness will be well-rewarded.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Is Time Running Out for Compromise on America COMPETES/USICA Act?

June 22, 2022

You may recall that efforts proposed in 2020 to remake the National Science Foundation (Endless Frontier Act) have since expanded and morphed into two gigantic bills, the America COMPETES Act in the U.S. House of Representatives and the U.S. Innovation and Competition Act in the U.S. Senate. So far, efforts to reconcile the two pieces of legislation have snagged and recent reports... Read more…

Cerebras Systems Thinks Forward on AI Chips as it Claims Performance Win

June 22, 2022

Cerebras Systems makes the largest chip in the world, but is already thinking about its upcoming AI chips as learning models continue to grow at breakneck speed. The company’s latest Wafer Scale Engine chip is indeed the size of a wafer, and is made using TSMC’s 7nm process. The next chip will pack in more cores to handle the fast-growing compute needs of AI, said Andrew Feldman, CEO of Cerebras Systems. Read more…

AMD’s MI300 APUs to Power Exascale El Capitan Supercomputer

June 21, 2022

Additional details of the architecture of the exascale El Capitan supercomputer were disclosed today by Lawrence Livermore National Laboratory’s (LLNL) Terri Quinn in a presentation delivered to the 79th HPC User Forum Read more…

IDC Perspective on Integration of Quantum Computing and HPC

June 20, 2022

The insatiable need to compress time to insights from massive and complex datasets is fueling the demand for quantum computing integration into high performance computing (HPC) environments. Such an integration would allow enterprises to accelerate and optimize current HPC applications and processes by simulating and emulating them on today’s noisy... Read more…

Q&A with Intel’s Jeff McVeigh, an HPCwire Person to Watch in 2022

June 17, 2022

HPCwire presents our interview with Jeff McVeigh, vice president and general manager, Super Compute Group, Intel Corporation, and an HPCwire 2022 Person to Watch. McVeigh shares Intel's plans for the year ahead, his pers Read more…

AWS Solution Channel

Shutterstock 152995403

Bayesian ML Models at Scale with AWS Batch

This post was contributed by Ampersand’s Jeffrey Enos, Senior Machine Learning Engineer, Daniel Gerlanc, Senior Director for Data Science, and Brandon Willard, Data Science Lead. Read more…

Microsoft/NVIDIA Solution Channel

Shutterstock 261863138

Using Cloud-Based, GPU-Accelerated AI for Financial Risk Management

There are strict rules governing financial institutions with a number of global regulatory groups publishing financial compliance requirements. Financial institutions face many challenges and legal responsibilities for risk management, compliance violations, and failure to catch financial fraud. Read more…

Nvidia, Intel to Power Atos-Built MareNostrum 5 Supercomputer

June 16, 2022

The long-troubled, hotly anticipated MareNostrum 5 supercomputer finally has a vendor: Atos, which will be supplying a system that includes both Nvidia and Intel CPUs and GPUs across multiple partitions. The newly reimag Read more…

Is Time Running Out for Compromise on America COMPETES/USICA Act?

June 22, 2022

You may recall that efforts proposed in 2020 to remake the National Science Foundation (Endless Frontier Act) have since expanded and morphed into two gigantic bills, the America COMPETES Act in the U.S. House of Representatives and the U.S. Innovation and Competition Act in the U.S. Senate. So far, efforts to reconcile the two pieces of legislation have snagged and recent reports... Read more…

Cerebras Systems Thinks Forward on AI Chips as it Claims Performance Win

June 22, 2022

Cerebras Systems makes the largest chip in the world, but is already thinking about its upcoming AI chips as learning models continue to grow at breakneck speed. The company’s latest Wafer Scale Engine chip is indeed the size of a wafer, and is made using TSMC’s 7nm process. The next chip will pack in more cores to handle the fast-growing compute needs of AI, said Andrew Feldman, CEO of Cerebras Systems. Read more…

AMD’s MI300 APUs to Power Exascale El Capitan Supercomputer

June 21, 2022

Additional details of the architecture of the exascale El Capitan supercomputer were disclosed today by Lawrence Livermore National Laboratory’s (LLNL) Terri Read more…

IDC Perspective on Integration of Quantum Computing and HPC

June 20, 2022

The insatiable need to compress time to insights from massive and complex datasets is fueling the demand for quantum computing integration into high performance computing (HPC) environments. Such an integration would allow enterprises to accelerate and optimize current HPC applications and processes by simulating and emulating them on today’s noisy... Read more…

Q&A with Intel’s Jeff McVeigh, an HPCwire Person to Watch in 2022

June 17, 2022

HPCwire presents our interview with Jeff McVeigh, vice president and general manager, Super Compute Group, Intel Corporation, and an HPCwire 2022 Person to Watc Read more…

Nvidia, Intel to Power Atos-Built MareNostrum 5 Supercomputer

June 16, 2022

The long-troubled, hotly anticipated MareNostrum 5 supercomputer finally has a vendor: Atos, which will be supplying a system that includes both Nvidia and Inte Read more…

D-Wave Debuts Advantage2 Prototype; Seeks User Exploration and Feedback

June 16, 2022

Starting today, D-Wave Systems is providing access to a 500-plus-qubit prototype of its forthcoming 7000-qubit Advantage2 quantum annealing computer, which is d Read more…

AMD Opens Up Chip Design to the Outside for Custom Future

June 15, 2022

AMD is getting personal with chips as it sets sail to make products more to the liking of its customers. The chipmaker detailed a modular chip future in which customers can mix and match non-AMD processors in a custom chip package. "We are focused on making it easier to implement chips with more flexibility," said Mark Papermaster, chief technology officer at AMD during the analyst day meeting late last week. Read more…

Nvidia R&D Chief on How AI is Improving Chip Design

April 18, 2022

Getting a glimpse into Nvidia’s R&D has become a regular feature of the spring GTC conference with Bill Dally, chief scientist and senior vice president of research, providing an overview of Nvidia’s R&D organization and a few details on current priorities. This year, Dally focused mostly on AI tools that Nvidia is both developing and using in-house to improve... Read more…

Royalty-free stock illustration ID: 1919750255

Intel Says UCIe to Outpace PCIe in Speed Race

May 11, 2022

Intel has shared more details on a new interconnect that is the foundation of the company’s long-term plan for x86, Arm and RISC-V architectures to co-exist in a single chip package. The semiconductor company is taking a modular approach to chip design with the option for customers to cram computing blocks such as CPUs, GPUs and AI accelerators inside a single chip package. Read more…

The Final Frontier: US Has Its First Exascale Supercomputer

May 30, 2022

In April 2018, the U.S. Department of Energy announced plans to procure a trio of exascale supercomputers at a total cost of up to $1.8 billion dollars. Over the ensuing four years, many announcements were made, many deadlines were missed, and a pandemic threw the world into disarray. Now, at long last, HPE and Oak Ridge National Laboratory (ORNL) have announced that the first of those... Read more…

AMD/Xilinx Takes Aim at Nvidia with Improved VCK5000 Inferencing Card

March 8, 2022

AMD/Xilinx has released an improved version of its VCK5000 AI inferencing card along with a series of competitive benchmarks aimed directly at Nvidia’s GPU line. AMD says the new VCK5000 has 3x better performance than earlier versions and delivers 2x TCO over Nvidia T4. AMD also showed favorable benchmarks against several Nvidia GPUs, claiming its VCK5000 achieved... Read more…

Top500: Exascale Is Officially Here with Debut of Frontier

May 30, 2022

The 59th installment of the Top500 list, issued today from ISC 2022 in Hamburg, Germany, officially marks a new era in supercomputing with the debut of the first-ever exascale system on the list. Frontier, deployed at the Department of Energy’s Oak Ridge National Laboratory, achieved 1.102 exaflops in its fastest High Performance Linpack run, which was completed... Read more…

Newly-Observed Higgs Mode Holds Promise in Quantum Computing

June 8, 2022

The first-ever appearance of a previously undetectable quantum excitation known as the axial Higgs mode – exciting in its own right – also holds promise for developing and manipulating higher temperature quantum materials... Read more…

Nvidia Launches Hopper H100 GPU, New DGXs and Grace Superchips

March 22, 2022

The battle for datacenter dominance keeps getting hotter. Today, Nvidia kicked off its spring GTC event with new silicon, new software and a new supercomputer. Speaking from a virtual environment in the Nvidia Omniverse 3D collaboration and simulation platform, CEO Jensen Huang introduced the new Hopper GPU architecture and the H100 GPU... Read more…

PsiQuantum’s Path to 1 Million Qubits

April 21, 2022

PsiQuantum, founded in 2016 by four researchers with roots at Bristol University, Stanford University, and York University, is one of a few quantum computing startups that’s kept a moderately low PR profile. (That’s if you disregard the roughly $700 million in funding it has attracted.) The main reason is PsiQuantum has eschewed the clamorous public chase for... Read more…

Leading Solution Providers

Contributors

ISC 2022 Booth Video Tours

AMD
AWS
DDN
Dell
Intel
Lenovo
Microsoft
PENGUIN SOLUTIONS

Intel Reiterates Plans to Merge CPU, GPU High-performance Chip Roadmaps

May 31, 2022

Intel reiterated it is well on its way to merging its roadmap of high-performance CPUs and GPUs as it shifts over to newer manufacturing processes and packaging technologies in the coming years. The company is merging the CPU and GPU lineups into a chip (codenamed Falcon Shores) which Intel has dubbed an XPU. Falcon Shores... Read more…

AMD Opens Up Chip Design to the Outside for Custom Future

June 15, 2022

AMD is getting personal with chips as it sets sail to make products more to the liking of its customers. The chipmaker detailed a modular chip future in which customers can mix and match non-AMD processors in a custom chip package. "We are focused on making it easier to implement chips with more flexibility," said Mark Papermaster, chief technology officer at AMD during the analyst day meeting late last week. Read more…

India Launches Petascale ‘PARAM Ganga’ Supercomputer

March 8, 2022

Just a couple of weeks ago, the Indian government promised that it had five HPC systems in the final stages of installation and would launch nine new supercomputers this year. Now, it appears to be making good on that promise: the country’s National Supercomputing Mission (NSM) has announced the deployment of “PARAM Ganga” petascale supercomputer at Indian Institute of Technology (IIT)... Read more…

Nvidia Dominates MLPerf Inference, Qualcomm also Shines, Where’s Everybody Else?

April 6, 2022

MLCommons today released its latest MLPerf inferencing results, with another strong showing by Nvidia accelerators inside a diverse array of systems. Roughly fo Read more…

AMD’s MI300 APUs to Power Exascale El Capitan Supercomputer

June 21, 2022

Additional details of the architecture of the exascale El Capitan supercomputer were disclosed today by Lawrence Livermore National Laboratory’s (LLNL) Terri Read more…

Nvidia, Intel to Power Atos-Built MareNostrum 5 Supercomputer

June 16, 2022

The long-troubled, hotly anticipated MareNostrum 5 supercomputer finally has a vendor: Atos, which will be supplying a system that includes both Nvidia and Inte Read more…

Industry Consortium Forms to Drive UCIe Chiplet Interconnect Standard

March 2, 2022

A new industry consortium aims to establish a die-to-die interconnect standard – Universal Chiplet Interconnect Express (UCIe) – in support of an open chipl Read more…

Covid Policies at HPC Conferences Should Reflect HPC Research

June 6, 2022

Supercomputing has been indispensable throughout the Covid-19 pandemic, from modeling the virus and its spread to designing vaccines and therapeutics. But, desp Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire