AMD Unveils New Strategy for Server Silicon

By Michael Feldman

February 7, 2012

AMD is plotting a relatively conservative roadmap for its Opteron CPUs over the next year or two, even as it preps its heterogenous computing technology for the big leap into the server arena. At the company’s 2012 Financial Analyst Day last week, AMD execs re-pledged their commitment to the server market and outlined a strategy that puts less emphasis on high performance cores and design complexity and more on power efficiency and building SoC products tailored to specific datacenter workloads.

In the near term though, it will be very much business as usual for the Opteron line. The big news (or non-news) is that AMD will not follow the top-of-the-line 16-core Interlagos chip with a 20-core successor — the so-called “Terramar” CPU. Instead, the company will offer “Abu Dhabi,” which, like its predecessor, tops out at 16 cores. It also uses the same processor technology (32nm) and offers the same memory support (quad-channel DDR3) There is no support for PCIe Gen 3, which was skipped for this go-around with the rationale that the newer, faster bus interface won’t be needed “until the market is better positioned for wide adoption of that very high-end technology.”

Abu Dhabi and the other next-generation Opterons (“Seoul” and “Delhi”) will be based on a new core architecture, known as “Piledriver,” and are scheduled to be launched in the second half of 2012. Rather than a complete redesign, Piledriver appears to be a tweak of the modular CPU design AMD pioneered with Bulldozer last year. The architectural enhancements include new ISA extensions and improved IPC. Essentially AMD is doing two tocks (microarchitecture redesign) in a row, with no intervening tick (process technology shrink).

The chipmaker’s conservative Opteron strategy may reflect some new thinking there. According to AMD’s new CTO, Mark Papermaster, in the past the company has put too much effort squeezing the last ounce of performance out of the cores, using extra design complexity to compensate for second place in semiconductor manufacturing. “We’ve gone after that last two to three percent performance, and historically it’s led to a longer development cycle,” said Papermaster. According to him, the new focus is on time-to-market and using hardware-software codesign to deliver application platforms, rather than just silicon.

Lisa Su, Senior Vice President and General Manager or AMD’s Global Business Units, said the decision not to scale up the core count on the next-generation Opterons was the result of customer feedback. According to her, rather than wanting more cores, their server clients were just interested upgraded Opteron parts that could be plugged into the existing G34 and C32 sockets. In any case, since AMD has no fab partner that is ready to move to a sub-32nm process, there really wouldn’t be additional die space available for more cores, caches, and bigger memory controllers without a much more drastic microarchitecture design.

According to Su, the new Piledriver cores will deliver more performance at the same TDP, although, at this stage, AMD is not offering any numbers that would shed light on those improvements. If the company can eke out some additional FLOPS from the Piledriver cores, along with some interesting ISA extensions, that’s probably their best shot at competing against Intel’s Sandy Bridge Xeon CPUs (E5 series), which are built on 22nm technology. The Xeon E5 CPUs are already installed in a number of top supercomputers, although the chips are not officially launched yet.
 
Delphi, in case you were wondering, is the successor to the not-yet-released Zurich CPU, which is based on the current generation Bulldozer core. Zurich is slated for release in the first half of 2012. These 1P processors will inhabit a new socket known as AM3+, code-named “Jakarta.” They are being targeted to light-weight web serving and related microserver space, which Intel has recently made a play for with its low-power Xeons and higher-end Atom chips.

Beyond Piledriver, is the Steamroller architecture, another modular CPU design that promises greater parallelism, which could mean either more cores or simultaneous multi-threading or both. After Steamroller come “Excavator,” a microarchitecture that focuses on greater performance. No dates were attached to either of these designs but 2013 and 2014, respectively, would be likely timeframes.

Of course, the other side of AMD is their GPU portfolio. But it’s notable that none of the product talk during the Financial Analyst Day mentioned the company’s FireStream offerings, the company’s discrete GPU accelerators aimed at high performance computing. In the face of nearly complete dominance of NVIDIA’s Tesla products for this space, it’s likely that AMD has ceded this market to its rival, at least for the time being.

Where AMD has a clear advantage is its ability to marry its CPU and GPU logic onto integrated heterogeneous chips, which they call APUs (accelerated processing units). All the APUs the company has developed to date have been targeted to client devices — desktops, notebooks and soon tablets. Not surprisingly, company execs devoted much attention to the APU client roadmap during the Analyst Day. But there was also a fair amount of discussion about migrating APU designs into the server space.

In particular, AMD sees custom datacenter workloads in areas like multimedia web serving, search engine processing, visual rendering, high performance computing as an opportunity for GPU acceleration in their heterogeneous computing platforms. One aspect to this is that they intend to be able to build SoC products in a modular way that combines x86 cores with their GPU designs, and do it in such a way as to tailor different chip designs to different workloads. AMD is even willing to incorporate third-party IP blocks into these SoCs, for example, fixed-function cores aimed at very specific types of processing like codec encoding/decoding.

The logic behind this strategy is that because many of these workloads are feeding the boom in web-connected mobile devices, there is a huge and rapidly growing market for such server infrastructure. “You’re not just talking about racks and racks of servers that just care about power and performance,” said Su, “you’re talking about specialty workloads, and it actually will fragment the server market a bit.”

Citing IDC numbers, AMD points to projected compounded annual growth rates of 15 percent, for cloud-based web applications; 13 percent, for virtualized workloads; and 7.3 percent, for high performance computing, over the next three years. Whether those numbers pan out as forecast and are enough to support volume production of specialized SoCs remains to be seen, but AMD doesn’t want to left with its one-trick Opteron pony if the server market starts to fragment.

Executing on that strategy is going to be the principle challenge for AMD. In the short-term, it has to find a way to get its server market share above the single-digit level — 5 to 7 percent in 2011, by most estimates — on the merits of its Opteron line. But the more difficult task ahead will be moving its heterogeneous technology into the datacenter. Although AMD has more of the pieces in place than its competitors, the heterogeneous waters here are uncharted. Nimbleness will be well-rewarded.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

India Plots Three-Phase Indigenous Supercomputing Strategy

July 26, 2017

Additional details on India's plans to stand up an indigenous supercomputer came to light earlier this week. As reported in the Indian press, the Rs 4,500-crore (~$675 million) supercomputing project, approved by the Ind Read more…

By Tiffany Trader

Tuning InfiniBand Interconnects Using Congestion Control

July 26, 2017

InfiniBand is among the most common and well-known cluster interconnect technologies. However, the complexities of an InfiniBand (IB) network can frustrate the most experienced cluster administrators. Maintaining a balan Read more…

By Adam Dorsey

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a community infrastructure in support of machine learning research Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

India Plots Three-Phase Indigenous Supercomputing Strategy

July 26, 2017

Additional details on India's plans to stand up an indigenous supercomputer came to light earlier this week. As reported in the Indian press, the Rs 4,500-crore Read more…

By Tiffany Trader

Tuning InfiniBand Interconnects Using Congestion Control

July 26, 2017

InfiniBand is among the most common and well-known cluster interconnect technologies. However, the complexities of an InfiniBand (IB) network can frustrate the Read more…

By Adam Dorsey

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This