AMD Unveils New Strategy for Server Silicon

By Michael Feldman

February 7, 2012

AMD is plotting a relatively conservative roadmap for its Opteron CPUs over the next year or two, even as it preps its heterogenous computing technology for the big leap into the server arena. At the company’s 2012 Financial Analyst Day last week, AMD execs re-pledged their commitment to the server market and outlined a strategy that puts less emphasis on high performance cores and design complexity and more on power efficiency and building SoC products tailored to specific datacenter workloads.

In the near term though, it will be very much business as usual for the Opteron line. The big news (or non-news) is that AMD will not follow the top-of-the-line 16-core Interlagos chip with a 20-core successor — the so-called “Terramar” CPU. Instead, the company will offer “Abu Dhabi,” which, like its predecessor, tops out at 16 cores. It also uses the same processor technology (32nm) and offers the same memory support (quad-channel DDR3) There is no support for PCIe Gen 3, which was skipped for this go-around with the rationale that the newer, faster bus interface won’t be needed “until the market is better positioned for wide adoption of that very high-end technology.”

Abu Dhabi and the other next-generation Opterons (“Seoul” and “Delhi”) will be based on a new core architecture, known as “Piledriver,” and are scheduled to be launched in the second half of 2012. Rather than a complete redesign, Piledriver appears to be a tweak of the modular CPU design AMD pioneered with Bulldozer last year. The architectural enhancements include new ISA extensions and improved IPC. Essentially AMD is doing two tocks (microarchitecture redesign) in a row, with no intervening tick (process technology shrink).

The chipmaker’s conservative Opteron strategy may reflect some new thinking there. According to AMD’s new CTO, Mark Papermaster, in the past the company has put too much effort squeezing the last ounce of performance out of the cores, using extra design complexity to compensate for second place in semiconductor manufacturing. “We’ve gone after that last two to three percent performance, and historically it’s led to a longer development cycle,” said Papermaster. According to him, the new focus is on time-to-market and using hardware-software codesign to deliver application platforms, rather than just silicon.

Lisa Su, Senior Vice President and General Manager or AMD’s Global Business Units, said the decision not to scale up the core count on the next-generation Opterons was the result of customer feedback. According to her, rather than wanting more cores, their server clients were just interested upgraded Opteron parts that could be plugged into the existing G34 and C32 sockets. In any case, since AMD has no fab partner that is ready to move to a sub-32nm process, there really wouldn’t be additional die space available for more cores, caches, and bigger memory controllers without a much more drastic microarchitecture design.

According to Su, the new Piledriver cores will deliver more performance at the same TDP, although, at this stage, AMD is not offering any numbers that would shed light on those improvements. If the company can eke out some additional FLOPS from the Piledriver cores, along with some interesting ISA extensions, that’s probably their best shot at competing against Intel’s Sandy Bridge Xeon CPUs (E5 series), which are built on 22nm technology. The Xeon E5 CPUs are already installed in a number of top supercomputers, although the chips are not officially launched yet.
 
Delphi, in case you were wondering, is the successor to the not-yet-released Zurich CPU, which is based on the current generation Bulldozer core. Zurich is slated for release in the first half of 2012. These 1P processors will inhabit a new socket known as AM3+, code-named “Jakarta.” They are being targeted to light-weight web serving and related microserver space, which Intel has recently made a play for with its low-power Xeons and higher-end Atom chips.

Beyond Piledriver, is the Steamroller architecture, another modular CPU design that promises greater parallelism, which could mean either more cores or simultaneous multi-threading or both. After Steamroller come “Excavator,” a microarchitecture that focuses on greater performance. No dates were attached to either of these designs but 2013 and 2014, respectively, would be likely timeframes.

Of course, the other side of AMD is their GPU portfolio. But it’s notable that none of the product talk during the Financial Analyst Day mentioned the company’s FireStream offerings, the company’s discrete GPU accelerators aimed at high performance computing. In the face of nearly complete dominance of NVIDIA’s Tesla products for this space, it’s likely that AMD has ceded this market to its rival, at least for the time being.

Where AMD has a clear advantage is its ability to marry its CPU and GPU logic onto integrated heterogeneous chips, which they call APUs (accelerated processing units). All the APUs the company has developed to date have been targeted to client devices — desktops, notebooks and soon tablets. Not surprisingly, company execs devoted much attention to the APU client roadmap during the Analyst Day. But there was also a fair amount of discussion about migrating APU designs into the server space.

In particular, AMD sees custom datacenter workloads in areas like multimedia web serving, search engine processing, visual rendering, high performance computing as an opportunity for GPU acceleration in their heterogeneous computing platforms. One aspect to this is that they intend to be able to build SoC products in a modular way that combines x86 cores with their GPU designs, and do it in such a way as to tailor different chip designs to different workloads. AMD is even willing to incorporate third-party IP blocks into these SoCs, for example, fixed-function cores aimed at very specific types of processing like codec encoding/decoding.

The logic behind this strategy is that because many of these workloads are feeding the boom in web-connected mobile devices, there is a huge and rapidly growing market for such server infrastructure. “You’re not just talking about racks and racks of servers that just care about power and performance,” said Su, “you’re talking about specialty workloads, and it actually will fragment the server market a bit.”

Citing IDC numbers, AMD points to projected compounded annual growth rates of 15 percent, for cloud-based web applications; 13 percent, for virtualized workloads; and 7.3 percent, for high performance computing, over the next three years. Whether those numbers pan out as forecast and are enough to support volume production of specialized SoCs remains to be seen, but AMD doesn’t want to left with its one-trick Opteron pony if the server market starts to fragment.

Executing on that strategy is going to be the principle challenge for AMD. In the short-term, it has to find a way to get its server market share above the single-digit level — 5 to 7 percent in 2011, by most estimates — on the merits of its Opteron line. But the more difficult task ahead will be moving its heterogeneous technology into the datacenter. Although AMD has more of the pieces in place than its competitors, the heterogeneous waters here are uncharted. Nimbleness will be well-rewarded.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

US Exascale Computing Update with Paul Messina

December 8, 2016

Around the world, efforts are ramping up to cross the next major computing threshold with machines that are 50-100x more performant than today’s fastest number crunchers.  Read more…

By Tiffany Trader

Weekly Twitter Roundup (Dec. 8, 2016)

December 8, 2016

Here at HPCwire, we aim to keep the HPC community apprised of the most relevant and interesting news items that get tweeted throughout the week. Read more…

By Thomas Ayres

Qualcomm Targets Intel Datacenter Dominance with 10nm ARM-based Server Chip

December 8, 2016

Claiming no less than a reshaping of the future of Intel-dominated datacenter computing, Qualcomm Technologies, the market leader in smartphone chips, announced the forthcoming availability of what it says is the world’s first 10nm processor for servers, based on ARM Holding’s chip designs. Read more…

By Doug Black

Which Schools Produce the Top Coders in the World?

December 8, 2016

Ever wonder which universities worldwide produce the best coders? The answers may surprise you, at least as judged by the results of a competition posted yesterday on the HackerRank blog. Read more…

By John Russell

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. The pilots, supported in part by DOE exascale funding, not only seek to do good by advancing cancer research and therapy but also to advance deep learning capabilities and infrastructure with an eye towards eventual use on exascale machines. Read more…

By John Russell

DDN Enables 50TB/Day Trans-Pacific Data Transfer for Yahoo Japan

December 6, 2016

Transferring data from one data center to another in search of lower regional energy costs isn’t a new concept, but Yahoo Japan is putting the idea into transcontinental effect with a system that transfers 50TB of data a day from Japan to the U.S., where electricity costs a quarter of the rates in Japan. Read more…

By Doug Black

Infographic Highlights Career of Admiral Grace Murray Hopper

December 5, 2016

Dr. Grace Murray Hopper (December 9, 1906 – January 1, 1992) was an early pioneer of computer science and one of the most famous women achievers in a field dominated by men. Read more…

By Staff

Ganthier, Turkel on the Dell EMC Road Ahead

December 5, 2016

Who is Dell EMC and why should you care? Glad you asked is Jim Ganthier’s quick response. Ganthier is SVP for validated solutions and high performance computing for the new (even bigger) technology giant Dell EMC following Dell’s acquisition of EMC in September. In this case, says Ganthier, the blending of the two companies is a 1+1 = 5 proposition. Not bad math if you can pull it off. Read more…

By John Russell

US Exascale Computing Update with Paul Messina

December 8, 2016

Around the world, efforts are ramping up to cross the next major computing threshold with machines that are 50-100x more performant than today’s fastest number crunchers.  Read more…

By Tiffany Trader

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. The pilots, supported in part by DOE exascale funding, not only seek to do good by advancing cancer research and therapy but also to advance deep learning capabilities and infrastructure with an eye towards eventual use on exascale machines. Read more…

By John Russell

Ganthier, Turkel on the Dell EMC Road Ahead

December 5, 2016

Who is Dell EMC and why should you care? Glad you asked is Jim Ganthier’s quick response. Ganthier is SVP for validated solutions and high performance computing for the new (even bigger) technology giant Dell EMC following Dell’s acquisition of EMC in September. In this case, says Ganthier, the blending of the two companies is a 1+1 = 5 proposition. Not bad math if you can pull it off. Read more…

By John Russell

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

Nvidia Sees Bright Future for AI Supercomputing

November 23, 2016

Graphics chipmaker Nvidia made a strong showing at SC16 in Salt Lake City last week. Read more…

By Tiffany Trader

HPE-SGI to Tackle Exascale and Enterprise Targets

November 22, 2016

At first blush, and maybe second blush too, Hewlett Packard Enterprise’s (HPE) purchase of SGI seems like an unambiguous win-win. SGI’s advanced shared memory technology, its popular UV product line (Hanna), deep vertical market expertise, and services-led go-to-market capability all give HPE a leg up in its drive to remake itself. Bear in mind HPE came into existence just a year ago with the split of Hewlett-Packard. The computer landscape, including HPC, is shifting with still unclear consequences. One wonders who’s next on the deal block following Dell’s recent merger with EMC. Read more…

By John Russell

Why 2016 Is the Most Important Year in HPC in Over Two Decades

August 23, 2016

In 1994, two NASA employees connected 16 commodity workstations together using a standard Ethernet LAN and installed open-source message passing software that allowed their number-crunching scientific application to run on the whole “cluster” of machines as if it were a single entity. Read more…

By Vincent Natoli, Stone Ridge Technology

IBM Advances Against x86 with Power9

August 30, 2016

After offering OpenPower Summit attendees a limited preview in April, IBM is unveiling further details of its next-gen CPU, Power9, which the tech mainstay is counting on to regain market share ceded to rival Intel. Read more…

By Tiffany Trader

AWS Beats Azure to K80 General Availability

September 30, 2016

Amazon Web Services has seeded its cloud with Nvidia Tesla K80 GPUs to meet the growing demand for accelerated computing across an increasingly-diverse range of workloads. The P2 instance family is a welcome addition for compute- and data-focused users who were growing frustrated with the performance limitations of Amazon's G2 instances, which are backed by three-year-old Nvidia GRID K520 graphics cards. Read more…

By Tiffany Trader

Think Fast – Is Neuromorphic Computing Set to Leap Forward?

August 15, 2016

Steadily advancing neuromorphic computing technology has created high expectations for this fundamentally different approach to computing. Read more…

By John Russell

The Exascale Computing Project Awards $39.8M to 22 Projects

September 7, 2016

The Department of Energy’s Exascale Computing Project (ECP) hit an important milestone today with the announcement of its first round of funding, moving the nation closer to its goal of reaching capable exascale computing by 2023. Read more…

By Tiffany Trader

ARM Unveils Scalable Vector Extension for HPC at Hot Chips

August 22, 2016

ARM and Fujitsu today announced a scalable vector extension (SVE) to the ARMv8-A architecture intended to enhance ARM capabilities in HPC workloads. Fujitsu is the lead silicon partner in the effort (so far) and will use ARM with SVE technology in its post K computer, Japan’s next flagship supercomputer planned for the 2020 timeframe. This is an important incremental step for ARM, which seeks to push more aggressively into mainstream and HPC server markets. Read more…

By John Russell

IBM Debuts Power8 Chip with NVLink and Three New Systems

September 8, 2016

Not long after revealing more details about its next-gen Power9 chip due in 2017, IBM today rolled out three new Power8-based Linux servers and a new version of its Power8 chip featuring Nvidia’s NVLink interconnect. Read more…

By John Russell

Vectors: How the Old Became New Again in Supercomputing

September 26, 2016

Vector instructions, once a powerful performance innovation of supercomputing in the 1970s and 1980s became an obsolete technology in the 1990s. But like the mythical phoenix bird, vector instructions have arisen from the ashes. Here is the history of a technology that went from new to old then back to new. Read more…

By Lynd Stringer

Leading Solution Providers

US, China Vie for Supercomputing Supremacy

November 14, 2016

The 48th edition of the TOP500 list is fresh off the presses and while there is no new number one system, as previously teased by China, there are a number of notable entrants from the US and around the world and significant trends to report on. Read more…

By Tiffany Trader

Intel Launches Silicon Photonics Chip, Previews Next-Gen Phi for AI

August 18, 2016

At the Intel Developer Forum, held in San Francisco this week, Intel Senior Vice President and General Manager Diane Bryant announced the launch of Intel's Silicon Photonics product line and teased a brand-new Phi product, codenamed "Knights Mill," aimed at machine learning workloads. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

Dell EMC Engineers Strategy to Democratize HPC

September 29, 2016

The freshly minted Dell EMC division of Dell Technologies is on a mission to take HPC mainstream with a strategy that hinges on engineered solutions, beginning with a focus on three industry verticals: manufacturing, research and life sciences. "Unlike traditional HPC where everybody bought parts, assembled parts and ran the workloads and did iterative engineering, we want folks to focus on time to innovation and let us worry about the infrastructure," said Jim Ganthier, senior vice president, validated solutions organization at Dell EMC Converged Platforms Solution Division. Read more…

By Tiffany Trader

Beyond von Neumann, Neuromorphic Computing Steadily Advances

March 21, 2016

Neuromorphic computing – brain inspired computing – has long been a tantalizing goal. The human brain does with around 20 watts what supercomputers do with megawatts. And power consumption isn’t the only difference. Fundamentally, brains ‘think differently’ than the von Neumann architecture-based computers. While neuromorphic computing progress has been intriguing, it has still not proven very practical. Read more…

By John Russell

Container App ‘Singularity’ Eases Scientific Computing

October 20, 2016

HPC container platform Singularity is just six months out from its 1.0 release but already is making inroads across the HPC research landscape. It's in use at Lawrence Berkeley National Laboratory (LBNL), where Singularity founder Gregory Kurtzer has worked in the High Performance Computing Services (HPCS) group for 16 years. Read more…

By Tiffany Trader

Micron, Intel Prepare to Launch 3D XPoint Memory

August 16, 2016

Micron Technology used last week’s Flash Memory Summit to roll out its new line of 3D XPoint memory technology jointly developed with Intel while demonstrating the technology in solid-state drives. Micron claimed its Quantx line delivers PCI Express (PCIe) SSD performance with read latencies at less than 10 microseconds and writes at less than 20 microseconds. Read more…

By George Leopold

D-Wave SC16 Update: What’s Bo Ewald Saying These Days

November 18, 2016

Tucked in a back section of the SC16 exhibit hall, quantum computing pioneer D-Wave has been talking up its new 2000-qubit processor announced in September. Forget for a moment the criticism sometimes aimed at D-Wave. This small Canadian company has sold several machines including, for example, ones to Lockheed and NASA, and has worked with Google on mapping machine learning problems to quantum computing. In July Los Alamos National Laboratory took possession of a 1000-quibit D-Wave 2X system that LANL ordered a year ago around the time of SC15. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This