AMD Opens Up Heterogeneous Computing

By Michael Feldman

February 9, 2012

Last week, AMD used its Financial Analyst Day to talk up heterogeneous computing, the technology that the company is betting on to be the next “big thing” in the microprocessor business. To that end, company execs explained how their newly hatched Heterogeneous System Architecture (HSA) will evolve over the next three years to drive their product roadmap forward.

HSA, which until recently was know as the Fusion architecture, is AMD’s platform design for integrating CPU and GPU cores onto the same chip. But HSA is more than AMD’s attempt to define an architecture for internal use, as was the case for Fusion. Rather HSA is an open specification that AMD wants the industry to adopt as the de facto platform for heterogenous computing.

As we reported earlier this week, AMD’s heterogeneous computing aspirations in the short-term will focus expanding its APU (Accelerated Processing Unit) wins in client computing devices, like notebooks and tablets. But the chipmaker has its sites set on eventually moving these chips into the server market, where application workloads like HPC and multimedia web serving can take advantage of the on-silicon CPU-GPU integration.

It’s worth noting that over the next three years, AMD intends to evolve the HSA feature set toward greater integration and more advanced capabilities — features that would dovetail nicely with server work. For example, by 2013, the chipmaker intends to support fully coherent memory and a unified address space for the CPU and GPU, and by 2014, HSA will enable capabilities like GPU context switching and QoS support. NVIDIA is likely to have a similar roadmap as it rolls out its upcoming “Project Denver” (ARM-GPU) offerings, but only AMD has offered up a public roadmap with this much detail.

This all assumes the industry is ready and willing to adopt heterogenous computing as the game-changer technology that AMD believes it to be. While system heterogeneity is already pretty well-accepted in the HPC community, the larger IT community, and especially the mobile computing space, is just beginning to realize the benefits. So part of the AMD’s efforts last week focused on making that case.

In a breakout session at the Financial Analyst Day, AMD Corporate Fellow Phil Rogers reminded the audience that Moore’s Law, which drove the single-core and multicore eras of computing, is now being constrained by power. The solution is to use the available transistor budget more intelligently, that is, design the chips to be much more efficient at running parallel workloads.

“Today far too much parallel processing gets executed on processors that were not specifically designed for that process,” said Rogers. “What that means is a waste of power, and wasting power today is unforgivable.”

That message, which is essentially what NVIDIA has been preaching for years, implies that CPUs, as good as they are for serial processing, have failed to deliver the goods on parallel processing, especially data parallel workloads. GPUs, on the other hand can offer parallelism by the boatload, and in a power-efficient package.

Integrating the two architectures together, where the GPU is an on-chip coprocessor, is the optimal solution, says Rogers. By doing so, the two processors are brought into the same memory subsystem, which not only makes data communication between the disparate cores more efficient, it also greatly simplifies the programming model for GPU computing by bringing it into the realm of Symmetric Multi-Processing (SMP).

At least that’s the idea behind HSA. The spec is currently making the rounds with both AMD partners and competitors, in an attempt to get feedback from interested parties, but just as importantly, to get vendor buy-in. The goal is to build an ecosystem big and broad enough to support AMD’s APU offerings.

Specifically, the idea is to entice developers and ISVs to write applications to the spec, with the promise that the software would automagically work on anyone’s hardware. To make that a reality, AMD had to devise an architectural specification that was generic enough to be applicable to different microprocessors: CPUs, GPUs, or mixtures of the two. For example, the specification includes a so-called “virtual ISA” that is intended to make the architecture instruction-set agnostic.

Of course, platform neutrality was also the driving force behind OpenCL, an open programming standard for parallel programming introduced in 2008 and has attracted a wide set of adherents. HSA and OpenCL are compatible, inasmuch as HSA is being cast as a “optimized platform architecture for OpenCL.” That means initially, at least, some HSA features will have to be implemented as OpenCL extensions. According to Rogers, some of these features, such as eliminating data copies and low-latency dispatching, will make OpenCL codes more efficient.

The larger issue is that OpenCL is a low-level language that mainstream programmers are generally loathe to use. The high-level feature set of HSA is more in line with Microsoft’s new C++ AMP (Accelerated Massive Parallelism), a C++ extension geared for parallel programming on GPUs. Rogers believes the extension provides a natural programming platform for HSA and a way to leverage the vast C++ code repository. Given the Microsoft intends to fold C++ AMP into Visual Studio and Windows 8 Metro, AMD will potentially have a way to connect HSA with the enormous contingent of Windows developers and users.

The question remains whether Intel, NVIDIA and at least some of the ARM vendors will buy into AMD’s version of heterogeneous computing. Although Rogers said they have passed the HSA spec along to some of its competitors and received some feedback, AMD is not ready to name names. In general, Intel and NVIDIA are willing to embrace any open standard that their customer base is willing to adopt, but each also has in-house parallel frameworks to tout — CUDA for NVIDIA, and Threading Building Blocks and Cilk Plus for Intel — all of which are potentially hardware-agnostic. With AMD throwing HSA on the table, the competition for parallel computing mindshare just gets a little more interesting.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

ANL Special Colloquium on The Future of Computing

May 19, 2022

There are, of course, a myriad of ideas regarding computing’s future. At yesterday’s Argonne National Laboratory’s Director’s Special Colloquium, The Future of Computing, guest speaker Sadasivan Shankar, did his best to convince the audience that the high-energy cost of the current computing paradigm – not (just) economic cost; we’re talking entropy here – is fundamentally undermining computing’s progress such that... Read more…

What’s New in HPC Research: Air Pollution Prediction, nOS-V, cuHARM, Quantum Ray Tracing & More

May 19, 2022

In this regular feature, HPCwire highlights newly published research in the high-performance computing community and related domains. From parallel programming to exascale to quantum computing, the details are here. Read more…

HPE Announces New HPC Factory in Czech Republic

May 18, 2022

A week ahead of ISC High Performance 2022 (set to be held in Hamburg, Germany), supercomputing heavyweight HPE has announced a major investment in sovereign European computing: its first European factory, housed in the C Read more…

Hyperion Study Tracks Rise and Impact of Linux Supercomputers

May 17, 2022

That supercomputers produce impactful, lasting value is a basic tenet among the HPC community. To make the point more formally, Hyperion Research has issued a new report, The Economic and Societal Benefits of Linux Super Read more…

ECP Director Doug Kothe Named ORNL Associate Laboratory Director

May 16, 2022

The Department of Energy's Oak Ridge National Laboratory (ORNL) has selected Doug Kothe to be the next Associate Laboratory Director for its Computing and Computational Sciences Directorate (CCSD), HPCwire has learned. Kothe will fill the vacancy created by the retirement of Jeff Nichols, whose last day is July 1. Kothe will transition into the position on June 6. As director of the United States' Exascale Computing Project... Read more…

AWS Solution Channel

shutterstock 1103121086

Encoding workflow dependencies in AWS Batch

Most users of HPC or Batch systems need to analyze data with multiple operations to get meaningful results. That’s really driven by the nature of scientific research or engineering processes – it’s rare that a single task generates the insight you need. Read more…

Google Cloud’s New TPU v4 ML Hub Packs 9 Exaflops of AI

May 16, 2022

Almost exactly a year ago, Google launched its Tensor Processing Unit (TPU) v4 chips at Google I/O 2021, promising twice the performance compared to the TPU v3. At the time, Google CEO Sundar Pichai said that Google’s datacenters would “soon have dozens of TPU v4 Pods, many of which will be... Read more…

ANL Special Colloquium on The Future of Computing

May 19, 2022

There are, of course, a myriad of ideas regarding computing’s future. At yesterday’s Argonne National Laboratory’s Director’s Special Colloquium, The Future of Computing, guest speaker Sadasivan Shankar, did his best to convince the audience that the high-energy cost of the current computing paradigm – not (just) economic cost; we’re talking entropy here – is fundamentally undermining computing’s progress such that... Read more…

HPE Announces New HPC Factory in Czech Republic

May 18, 2022

A week ahead of ISC High Performance 2022 (set to be held in Hamburg, Germany), supercomputing heavyweight HPE has announced a major investment in sovereign Eur Read more…

ECP Director Doug Kothe Named ORNL Associate Laboratory Director

May 16, 2022

The Department of Energy's Oak Ridge National Laboratory (ORNL) has selected Doug Kothe to be the next Associate Laboratory Director for its Computing and Computational Sciences Directorate (CCSD), HPCwire has learned. Kothe will fill the vacancy created by the retirement of Jeff Nichols, whose last day is July 1. Kothe will transition into the position on June 6. As director of the United States' Exascale Computing Project... Read more…

Google Cloud’s New TPU v4 ML Hub Packs 9 Exaflops of AI

May 16, 2022

Almost exactly a year ago, Google launched its Tensor Processing Unit (TPU) v4 chips at Google I/O 2021, promising twice the performance compared to the TPU v3. At the time, Google CEO Sundar Pichai said that Google’s datacenters would “soon have dozens of TPU v4 Pods, many of which will be... Read more…

Q&A with Candace Culhane, SC22 General Chair and an HPCwire Person to Watch in 2022

May 14, 2022

HPCwire is pleased to present our interview with SC22 General Chair Candace Culhane, program/project director at Los Alamos National Lab and an HPCwire 2022 Per Read more…

Royalty-free stock illustration ID: 1919750255

Intel Says UCIe to Outpace PCIe in Speed Race

May 11, 2022

Intel has shared more details on a new interconnect that is the foundation of the company’s long-term plan for x86, Arm and RISC-V architectures to co-exist in a single chip package. The semiconductor company is taking a modular approach to chip design with the option for customers to cram computing blocks such as CPUs, GPUs and AI accelerators inside a single chip package. Read more…

Intel Extends IPU Roadmap Through 2026

May 10, 2022

Intel is extending its roadmap for infrastructure processors through 2026, the company said at its Vision conference being held in Grapevine, Texas. The company's IPUs (infrastructure processing units) are megachips that are designed to improve datacenter efficiency by offloading functions such as networking control, storage management and security that were traditionally... Read more…

Exascale Watch: Aurora Installation Underway, Now Open for Reservations

May 10, 2022

Installation has begun on the Aurora supercomputer, Rick Stevens (associate director of Argonne National Laboratory) revealed today during the Intel Vision event keynote taking place in Dallas, Texas, and online. Joining Intel exec Raja Koduri on stage, Stevens confirmed that the Aurora build is underway – a major development for a system that is projected to deliver more... Read more…

Nvidia R&D Chief on How AI is Improving Chip Design

April 18, 2022

Getting a glimpse into Nvidia’s R&D has become a regular feature of the spring GTC conference with Bill Dally, chief scientist and senior vice president of research, providing an overview of Nvidia’s R&D organization and a few details on current priorities. This year, Dally focused mostly on AI tools that Nvidia is both developing and using in-house to improve... Read more…

Royalty-free stock illustration ID: 1919750255

Intel Says UCIe to Outpace PCIe in Speed Race

May 11, 2022

Intel has shared more details on a new interconnect that is the foundation of the company’s long-term plan for x86, Arm and RISC-V architectures to co-exist in a single chip package. The semiconductor company is taking a modular approach to chip design with the option for customers to cram computing blocks such as CPUs, GPUs and AI accelerators inside a single chip package. Read more…

Facebook Parent Meta’s New AI Supercomputer Will Be ‘World’s Fastest’

January 24, 2022

Fresh off its rebrand last October, Meta (née Facebook) is putting muscle behind its vision of a metaversal future with a massive new AI supercomputer called the AI Research SuperCluster (RSC). Meta says that RSC will be used to help build new AI models, develop augmented reality tools, seamlessly analyze multimedia data and more. The supercomputer’s... Read more…

AMD/Xilinx Takes Aim at Nvidia with Improved VCK5000 Inferencing Card

March 8, 2022

AMD/Xilinx has released an improved version of its VCK5000 AI inferencing card along with a series of competitive benchmarks aimed directly at Nvidia’s GPU line. AMD says the new VCK5000 has 3x better performance than earlier versions and delivers 2x TCO over Nvidia T4. AMD also showed favorable benchmarks against several Nvidia GPUs, claiming its VCK5000 achieved... Read more…

In Partnership with IBM, Canada to Get Its First Universal Quantum Computer

February 3, 2022

IBM today announced it will deploy its first quantum computer in Canada, putting Canada on a short list of countries that will have access to an IBM Quantum Sys Read more…

Supercomputer Simulations Show How Paxlovid, Pfizer’s Covid Antiviral, Works

February 3, 2022

Just about a month ago, Pfizer scored its second huge win of the pandemic when the U.S. Food and Drug Administration issued another emergency use authorization Read more…

Nvidia Launches Hopper H100 GPU, New DGXs and Grace Superchips

March 22, 2022

The battle for datacenter dominance keeps getting hotter. Today, Nvidia kicked off its spring GTC event with new silicon, new software and a new supercomputer. Speaking from a virtual environment in the Nvidia Omniverse 3D collaboration and simulation platform, CEO Jensen Huang introduced the new Hopper GPU architecture and the H100 GPU... Read more…

PsiQuantum’s Path to 1 Million Qubits

April 21, 2022

PsiQuantum, founded in 2016 by four researchers with roots at Bristol University, Stanford University, and York University, is one of a few quantum computing startups that’s kept a moderately low PR profile. (That’s if you disregard the roughly $700 million in funding it has attracted.) The main reason is PsiQuantum has eschewed the clamorous public chase for... Read more…

Leading Solution Providers

Contributors

Nvidia Dominates MLPerf Inference, Qualcomm also Shines, Where’s Everybody Else?

April 6, 2022

MLCommons today released its latest MLPerf inferencing results, with another strong showing by Nvidia accelerators inside a diverse array of systems. Roughly fo Read more…

D-Wave to Go Public with SPAC Deal; Expects ~$1.6B Market Valuation

February 8, 2022

Quantum computing pioneer D-Wave today announced plans to go public via a SPAC (special purpose acquisition company) mechanism. D-Wave will merge with DPCM Capital in a transaction expected to produce $340 million in cash and result in a roughly $1.6 billion initial market valuation. The deal is expected to be completed in the second quarter of 2022 and the new company will be traded on the New York Stock... Read more…

Intel Announces Falcon Shores CPU-GPU Combo Architecture for 2024

February 18, 2022

Intel held its 2022 investor meeting yesterday, covering everything from the imminent Sapphire Rapids CPUs to the hotly anticipated (and delayed) Ponte Vecchio GPUs. But somewhat buried in its summary of the meeting was a new namedrop: “Falcon Shores,” described as “a new architecture that will bring x86 and Xe GPU together into a single socket.” The reveal was... Read more…

Industry Consortium Forms to Drive UCIe Chiplet Interconnect Standard

March 2, 2022

A new industry consortium aims to establish a die-to-die interconnect standard – Universal Chiplet Interconnect Express (UCIe) – in support of an open chipl Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

India Launches Petascale ‘PARAM Ganga’ Supercomputer

March 8, 2022

Just a couple of weeks ago, the Indian government promised that it had five HPC systems in the final stages of installation and would launch nine new supercomputers this year. Now, it appears to be making good on that promise: the country’s National Supercomputing Mission (NSM) has announced the deployment of “PARAM Ganga” petascale supercomputer at Indian Institute of Technology (IIT)... Read more…

Nvidia Acquires Software-Defined Storage Provider Excelero

March 7, 2022

Nvidia has announced that it has acquired Excelero. The high-performance block storage provider, founded in 2014, will have its technology integrated into Nvidia’s enterprise software stack. Nvidia is not disclosing the value of the deal. Excelero’s core product, Excelero NVMesh, offers software-defined block storage via networked NVMe SSDs. NVMesh operates through... Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire