AMD Opens Up Heterogeneous Computing

By Michael Feldman

February 9, 2012

Last week, AMD used its Financial Analyst Day to talk up heterogeneous computing, the technology that the company is betting on to be the next “big thing” in the microprocessor business. To that end, company execs explained how their newly hatched Heterogeneous System Architecture (HSA) will evolve over the next three years to drive their product roadmap forward.

HSA, which until recently was know as the Fusion architecture, is AMD’s platform design for integrating CPU and GPU cores onto the same chip. But HSA is more than AMD’s attempt to define an architecture for internal use, as was the case for Fusion. Rather HSA is an open specification that AMD wants the industry to adopt as the de facto platform for heterogenous computing.

As we reported earlier this week, AMD’s heterogeneous computing aspirations in the short-term will focus expanding its APU (Accelerated Processing Unit) wins in client computing devices, like notebooks and tablets. But the chipmaker has its sites set on eventually moving these chips into the server market, where application workloads like HPC and multimedia web serving can take advantage of the on-silicon CPU-GPU integration.

It’s worth noting that over the next three years, AMD intends to evolve the HSA feature set toward greater integration and more advanced capabilities — features that would dovetail nicely with server work. For example, by 2013, the chipmaker intends to support fully coherent memory and a unified address space for the CPU and GPU, and by 2014, HSA will enable capabilities like GPU context switching and QoS support. NVIDIA is likely to have a similar roadmap as it rolls out its upcoming “Project Denver” (ARM-GPU) offerings, but only AMD has offered up a public roadmap with this much detail.

This all assumes the industry is ready and willing to adopt heterogenous computing as the game-changer technology that AMD believes it to be. While system heterogeneity is already pretty well-accepted in the HPC community, the larger IT community, and especially the mobile computing space, is just beginning to realize the benefits. So part of the AMD’s efforts last week focused on making that case.

In a breakout session at the Financial Analyst Day, AMD Corporate Fellow Phil Rogers reminded the audience that Moore’s Law, which drove the single-core and multicore eras of computing, is now being constrained by power. The solution is to use the available transistor budget more intelligently, that is, design the chips to be much more efficient at running parallel workloads.

“Today far too much parallel processing gets executed on processors that were not specifically designed for that process,” said Rogers. “What that means is a waste of power, and wasting power today is unforgivable.”

That message, which is essentially what NVIDIA has been preaching for years, implies that CPUs, as good as they are for serial processing, have failed to deliver the goods on parallel processing, especially data parallel workloads. GPUs, on the other hand can offer parallelism by the boatload, and in a power-efficient package.

Integrating the two architectures together, where the GPU is an on-chip coprocessor, is the optimal solution, says Rogers. By doing so, the two processors are brought into the same memory subsystem, which not only makes data communication between the disparate cores more efficient, it also greatly simplifies the programming model for GPU computing by bringing it into the realm of Symmetric Multi-Processing (SMP).

At least that’s the idea behind HSA. The spec is currently making the rounds with both AMD partners and competitors, in an attempt to get feedback from interested parties, but just as importantly, to get vendor buy-in. The goal is to build an ecosystem big and broad enough to support AMD’s APU offerings.

Specifically, the idea is to entice developers and ISVs to write applications to the spec, with the promise that the software would automagically work on anyone’s hardware. To make that a reality, AMD had to devise an architectural specification that was generic enough to be applicable to different microprocessors: CPUs, GPUs, or mixtures of the two. For example, the specification includes a so-called “virtual ISA” that is intended to make the architecture instruction-set agnostic.

Of course, platform neutrality was also the driving force behind OpenCL, an open programming standard for parallel programming introduced in 2008 and has attracted a wide set of adherents. HSA and OpenCL are compatible, inasmuch as HSA is being cast as a “optimized platform architecture for OpenCL.” That means initially, at least, some HSA features will have to be implemented as OpenCL extensions. According to Rogers, some of these features, such as eliminating data copies and low-latency dispatching, will make OpenCL codes more efficient.

The larger issue is that OpenCL is a low-level language that mainstream programmers are generally loathe to use. The high-level feature set of HSA is more in line with Microsoft’s new C++ AMP (Accelerated Massive Parallelism), a C++ extension geared for parallel programming on GPUs. Rogers believes the extension provides a natural programming platform for HSA and a way to leverage the vast C++ code repository. Given the Microsoft intends to fold C++ AMP into Visual Studio and Windows 8 Metro, AMD will potentially have a way to connect HSA with the enormous contingent of Windows developers and users.

The question remains whether Intel, NVIDIA and at least some of the ARM vendors will buy into AMD’s version of heterogeneous computing. Although Rogers said they have passed the HSA spec along to some of its competitors and received some feedback, AMD is not ready to name names. In general, Intel and NVIDIA are willing to embrace any open standard that their customer base is willing to adopt, but each also has in-house parallel frameworks to tout — CUDA for NVIDIA, and Threading Building Blocks and Cilk Plus for Intel — all of which are potentially hardware-agnostic. With AMD throwing HSA on the table, the competition for parallel computing mindshare just gets a little more interesting.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National L Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blue Ribbon and Harley Davidson motorcycles the agenda addresse Read more…

By Merle Giles

NSF Awards $10M to Extend Chameleon Cloud Testbed Project

September 19, 2017

The National Science Foundation has awarded a second phase, $10 million grant to the Chameleon cloud computing testbed project led by University of Chicago with partners at the Texas Advanced Computing Center (TACC), Ren Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

NERSC Simulations Shed Light on Fusion Reaction Turbulence

September 19, 2017

Understanding fusion reactions in detail – particularly plasma turbulence – is critical to the effort to bring fusion power to reality. Recent work including roughly 70 million hours of compute time at the National E Read more…

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is s Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakt Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

Cubes, Culture, and a New Challenge: Trish Damkroger Talks about Life at Intel—and Why HPC Matters More Than Ever

September 13, 2017

Trish Damkroger wasn’t looking to change jobs when she attended SC15 in Austin, Texas. Capping a 15-year career within Department of Energy (DOE) laboratories, she was acting Associate Director for Computation at Lawrence Livermore National Laboratory (LLNL). Her mission was to equip the lab’s scientists and research partners with resources that would advance their cutting-edge work... Read more…

By Jan Rowell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

MIT-IBM Watson AI Lab Targets Algorithms, AI Physics

September 7, 2017

Investment continues to flow into artificial intelligence research, especially in key areas such as AI algorithms that promise to move the technology from speci Read more…

By George Leopold

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Leading Solution Providers

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

GlobalFoundries: 7nm Chips Coming in 2018, EUV in 2019

June 13, 2017

GlobalFoundries has formally announced that its 7nm technology is ready for customer engagement with product tape outs expected for the first half of 2018. The Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This