AMD Opens Up Heterogeneous Computing

By Michael Feldman

February 9, 2012

Last week, AMD used its Financial Analyst Day to talk up heterogeneous computing, the technology that the company is betting on to be the next “big thing” in the microprocessor business. To that end, company execs explained how their newly hatched Heterogeneous System Architecture (HSA) will evolve over the next three years to drive their product roadmap forward.

HSA, which until recently was know as the Fusion architecture, is AMD’s platform design for integrating CPU and GPU cores onto the same chip. But HSA is more than AMD’s attempt to define an architecture for internal use, as was the case for Fusion. Rather HSA is an open specification that AMD wants the industry to adopt as the de facto platform for heterogenous computing.

As we reported earlier this week, AMD’s heterogeneous computing aspirations in the short-term will focus expanding its APU (Accelerated Processing Unit) wins in client computing devices, like notebooks and tablets. But the chipmaker has its sites set on eventually moving these chips into the server market, where application workloads like HPC and multimedia web serving can take advantage of the on-silicon CPU-GPU integration.

It’s worth noting that over the next three years, AMD intends to evolve the HSA feature set toward greater integration and more advanced capabilities — features that would dovetail nicely with server work. For example, by 2013, the chipmaker intends to support fully coherent memory and a unified address space for the CPU and GPU, and by 2014, HSA will enable capabilities like GPU context switching and QoS support. NVIDIA is likely to have a similar roadmap as it rolls out its upcoming “Project Denver” (ARM-GPU) offerings, but only AMD has offered up a public roadmap with this much detail.

This all assumes the industry is ready and willing to adopt heterogenous computing as the game-changer technology that AMD believes it to be. While system heterogeneity is already pretty well-accepted in the HPC community, the larger IT community, and especially the mobile computing space, is just beginning to realize the benefits. So part of the AMD’s efforts last week focused on making that case.

In a breakout session at the Financial Analyst Day, AMD Corporate Fellow Phil Rogers reminded the audience that Moore’s Law, which drove the single-core and multicore eras of computing, is now being constrained by power. The solution is to use the available transistor budget more intelligently, that is, design the chips to be much more efficient at running parallel workloads.

“Today far too much parallel processing gets executed on processors that were not specifically designed for that process,” said Rogers. “What that means is a waste of power, and wasting power today is unforgivable.”

That message, which is essentially what NVIDIA has been preaching for years, implies that CPUs, as good as they are for serial processing, have failed to deliver the goods on parallel processing, especially data parallel workloads. GPUs, on the other hand can offer parallelism by the boatload, and in a power-efficient package.

Integrating the two architectures together, where the GPU is an on-chip coprocessor, is the optimal solution, says Rogers. By doing so, the two processors are brought into the same memory subsystem, which not only makes data communication between the disparate cores more efficient, it also greatly simplifies the programming model for GPU computing by bringing it into the realm of Symmetric Multi-Processing (SMP).

At least that’s the idea behind HSA. The spec is currently making the rounds with both AMD partners and competitors, in an attempt to get feedback from interested parties, but just as importantly, to get vendor buy-in. The goal is to build an ecosystem big and broad enough to support AMD’s APU offerings.

Specifically, the idea is to entice developers and ISVs to write applications to the spec, with the promise that the software would automagically work on anyone’s hardware. To make that a reality, AMD had to devise an architectural specification that was generic enough to be applicable to different microprocessors: CPUs, GPUs, or mixtures of the two. For example, the specification includes a so-called “virtual ISA” that is intended to make the architecture instruction-set agnostic.

Of course, platform neutrality was also the driving force behind OpenCL, an open programming standard for parallel programming introduced in 2008 and has attracted a wide set of adherents. HSA and OpenCL are compatible, inasmuch as HSA is being cast as a “optimized platform architecture for OpenCL.” That means initially, at least, some HSA features will have to be implemented as OpenCL extensions. According to Rogers, some of these features, such as eliminating data copies and low-latency dispatching, will make OpenCL codes more efficient.

The larger issue is that OpenCL is a low-level language that mainstream programmers are generally loathe to use. The high-level feature set of HSA is more in line with Microsoft’s new C++ AMP (Accelerated Massive Parallelism), a C++ extension geared for parallel programming on GPUs. Rogers believes the extension provides a natural programming platform for HSA and a way to leverage the vast C++ code repository. Given the Microsoft intends to fold C++ AMP into Visual Studio and Windows 8 Metro, AMD will potentially have a way to connect HSA with the enormous contingent of Windows developers and users.

The question remains whether Intel, NVIDIA and at least some of the ARM vendors will buy into AMD’s version of heterogeneous computing. Although Rogers said they have passed the HSA spec along to some of its competitors and received some feedback, AMD is not ready to name names. In general, Intel and NVIDIA are willing to embrace any open standard that their customer base is willing to adopt, but each also has in-house parallel frameworks to tout — CUDA for NVIDIA, and Threading Building Blocks and Cilk Plus for Intel — all of which are potentially hardware-agnostic. With AMD throwing HSA on the table, the competition for parallel computing mindshare just gets a little more interesting.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This