Intel Releases Sandy Bridge Server CPUs Into the Wild

By Michael Feldman

March 7, 2012

Intel officially launched its new Xeon E5-2600 processor family on Tuesday, months after the chips had been deployed in supercomputers at several major HPC sites around the world. The new CPU represents the company’s latest Xeon offering for dual-socket servers, and boasts a number of new features including better performance, a new floating point instruction set in AVX, and integrated I/O. The processor will be a formidable competitor in the server chip battle with AMD.

Intel is touting 80 percent better performance for the E5-2600 CPUs (aka Sandy Bridge-EP) compared to the older Xeon 5600 (Westmere-EP) parts, and is promising better energy efficiency as well. In fact, according to Diane Bryant, the new vice president, general manager of Intel’s, Datacenter and Connected Systems Group, the E5-2600 family is tops in squeezing ops from watts. “We continue to deliver the best performance per watt,” she told a crowd of press and analysts at the E5 launch on Tuesday.

AMD might take issue with that, not to mention NVIDIA, Fujitsu, Tilera, and IBM, who also offer energy-sipping chips for the server space. For delivering raw flops, IBM’s Blue Gene/Q ASIC, is probably the most energy-efficient chip on the planet right now. That aside, in the x86 server universe, the new Xeon will be hard to beat.

The E5-2600 represents a microarchitecture refresh for the Xeon line, replacing the Nehalem-architected chips with the new Sandy Bridge design — a “tock” in Intel’s tick-tock vernacular. Maximum core count has been increased to 8, with 2-, 4-, and 6-core flavors offered as well. The fastest clock is achieved by the quad-core E5-2643, which runs at 3.3 GHz. That’s actually a retreat from the older Xeon 5600 CPUs, which topped out at 3.6 GHz, but thanks to the Turbo Boost technology, maximum clock frequencies are pretty much on par.

The memory subsystem was likewise enhanced. To boost bandwidth, Intel added a 4th memory channel and support for faster memory modules (1600 MHz). The design also allows for up to 12 DIMMs per socket, and since 32GB DIMM support has been added, a dual-socket server could be outfitted with as much as 768 GB. The older Westmere dual-socket servers topped out at 288 GB.

Of course, with modern microprocessors, the goal is to keep as much data in cache as possible to avoid CPU stalls when accessing main memory. With that in mind, Intel increased cache capacity on both an absolute and per-core basis.

The new 8-core E5-2600 parts are outfitted with 20 MB of last level cache versus 12 MB on the 6-core 5600 Xeons. In general, Intel used a cache/core ratio of 2.5:1 for the E5-2600 design: the 6-core, 4-core, and 2-core CPUs come with 15 (or 12), 10, and 5 MB of cache, respectively. That doesn’t necessarily mean the new Xeons are more cache-rich in every case. You can still buy some quad-core Xeon 5600 products that sports 12 MB of cache, which works out to 3 MB per core.

With regard to I/O, Intel did some consolidation here, bringing what used to be discrete chips onto the processor. For example, the new Xeon integrates 40 lanes of PCIe 3.0 onto the die. Not only does 3.0 double the bandwidth of PCIe 2.0, but since Intel incorporated the functionality on-chip, device-to-processor communication latency will be much reduced.

The E5-2600 also puts the I/O hub onto the CPU, which now includes something called “Data Direct I/O,” a capability that allows Ethernet and InfiniBand adapters to route traffic directly to the cache, bypassing the trip to main memory. According to Intel, this setup reduces I/O latency by as much as 30 percent, while also lowering the power draw.

To boost floating point (FP) performance, Intel came up with AVX (Advanced Vector Extensions), a 256-bit instruction set that effectively doubles FP throughput. This will be especially useful for HPC codes like scientific simulations and financial analytics, but also for applications in image, audio, and video processing for pattern recognition and signal processing.

Legacy codes won’t automatically realize AVX performance gains out of the box, though. At the very least, source code will have to be recompiled, hopefully with a compiler capable of auto-vectorization that can deal with the double-wide vectors. In some cases though, the code itself will need to be modified to squeeze the most performance from AVX.

The goal behind all these hardware enhancements — more cores, memory, and cache, AVX, and integrated I/O — is to deliver a much faster chip. As mentioned before, Intel is saying the E5-2600 delivers 80 percent better performance than the older Xeons. However, that metric is based on the SPECfp_rate_base2006 floating point benchmark, so obviously your mileage will vary.

DreamWorks Animation, for example, has seen a 35 percent speed boost for their rendering application compared to the older Xeon technology — that according to Derek Chan, who heads DreamWorks’s digital operations. The new E5-2600 servers are being used to develop DreamWorks’ latest feature film, Madagascar 3, which Chan said will take over 60 million CPU-hours to render. For DreamWorks, faster rendering not only saves time and money, but also give the artists more creative headroom.

Codes that are more FP-intensive, like LS-DYNA, (a software package that encompasses structural and fluid analysis simulation for manufacturing, automobile/aerospace, biotech, and scientific research) should do even better. The benchmarking crew at AnandTech ran two LS-DYNA codes with some of the E5-2600 chips and reported that the new Xeons were the top performers in the x86 field.

According to AnandTech, a Xeon E5-2690 was about twice as fast as the older Xeon 5650 on the both LS-DYNA benchmarks and was about 50 percent faster than AMD’s new Opteron 6276 (“Interlagos”) CPU. Note that against the AMD chip, the new Intel offering seemed to benefit mostly from its faster clock (2.9 GHz for the Xeon versus 2.3 GHz for the Opteron), but even the slightly slower E5-2660 chip, at 2.2 GHz, edged out the faster clocked Opteron 6276. AMD is will get another shot at Intel this year with “Abu Dhabi,” the company’s next-generation Opteron, which it plans to launch in the second half of 2012.

In the meantime, Intel will continue to dominate the x86 server space. According to Bryant, the E5-2600 already has 400 design wins, with these spread across servers, storage, and network boxes. In the HPC server space, all the usual suspects have bought into the new Xeons, including IBM, HP, Dell, SGI, Bull, Appro, Fujitsu, Supermicro, NEC, Inspur, Lenovo, Acer, ASUS, and AMAX.

HP, Appro and Bull have already shipped a total of ten TOP500-class supercomputers last year based on the E5-2600 parts, before the CPUs even had their official name. These new machines include SDSC’s new Gordon supercomputer, the Helios machine deployed at Japan’s International Fusion Energy Research Center, and a very large Amazon EC2 cluster. The largest is the “Zin” system at Lawrence Livermore National Lab, which is equipped with 5,776 of the new chips and is just shy of 1 peak petaflop*.

Pricing on the chips ranges from $294 for a couple of the quad-core parts, all the way up to $2,057 for the top-of-the line E5-2690, an 8-core, 135W CPU clocked at 2.9 GHz. None of the supercomputers mentioned above used the E5-2690, by the way; all were outfitted with 2.6 GHz or 2.7 GHz 8-core parts, which are $300-500 less expensive and run 5 to 20 watts cooler. At this point, those Xeons probably represent the price-performance and performance/watt sweet spots for HPC.

*Update: There are actually two petascale systems outfitted with the Xeon E5-2600 processors now. Helios, which is in production at the International Fusion Energy Research Centre (IFERC) in Japan, is now fully operational and is equipped with 8,820 of the CPUs; and the Curie supercomputer at GENCI in France, contains 10,080 of the Sandy Bridge processors.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “pre-exascale” award), parsed out additional information ab Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid whoops and hollers from the crowd, Thomas Sterling presented t Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out plans to push deeper into climate science and develop more gran Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale companies and their embrace of AI and deep learning – tha Read more…

By Doug Black

HPE Extreme Performance Solutions

Creating a Roadmap for HPC Innovation at ISC 2017

In an era where technological advancements are driving innovation to every sector, and powering major economic and scientific breakthroughs, high performance computing (HPC) is crucial to tackle the challenges of today and tomorrow. Read more…

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network designed to emulate and compete with the human brain. In thi Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big data and artificial intelligence software to its top-of-the-l Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “global” launch event in Austin TX. In many ways it was a fu Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it, analysts and journalists want to report on it. Deep learni Read more…

By Doug Black

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid wh Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out pla Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale Read more…

By Doug Black

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big d Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “g Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it Read more…

By Doug Black

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Knights Landing Processor with Omni-Path Makes Cloud Debut

April 18, 2017

HPC cloud specialist Rescale is partnering with Intel and HPC resource provider R Systems to offer first-ever cloud access to Xeon Phi "Knights Landing" processors. The infrastructure is based on the 68-core Intel Knights Landing processor with integrated Omni-Path fabric (the 7250F Xeon Phi). Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This