Exascale Storage Group Aims to Bring I/O Up to Speed

By Michael Feldman

April 5, 2012

Exascale supercomputing poses a number of significant challenges, perhaps none more so that of the storage system, and particularly the software it entails. I/O capabilities in high performance computing have typically lagged behind the computing capabilities of such systems, especially at the high end. If not addressed, these exascale storage issues promise to become even more intractable by the time these first machines start to appear toward the end of the decade.

The motivation to bring storage I/O capabilities in line with exaflops supercomputers lies primarily with the end users of such systems and the storage vendors who will be providing the solutions. Fortunately, a group of stakeholders have come together to help develop a solution.

Soon after its founding in December of 2010, the non-profit European Open File System (EOFS) consortium created an Exascale IO Workgroup (EIOW). Its stated mission is to design and build open source, I/O middleware to meet the needs for exascale storage, with the hope that the resulting solution will be adopted by the HPC community and storage vendors targeting this upper rung of the market.

On February 7 in Munich, Germany, the first EIOW meeting was held to bring the interested parties to the table and kick-start the effort. Peter Braam, who heads up the File Systems group at Xyratex and is one of the principle drivers behind EIOW, helped facilitate much of the initial discussion in Munich. We asked Braam about the outcome of the first workshop gathering, the significance of the EIOW effort, and why exascale I/O needs special attention.

HPCwire: How did the EOFS Exascale IO Workgroup come about and what’s your role in it?

Peter Braam: Factual evidence, such as market trends in chip prices and noise from researchers started to come at us left and right that, possibly, a much more radical departure from the current parallel file system paradigm is needed to approach exascale storage. I talked with Andre Brinkman from the University of Mainz, Thomas Lippert from the Jülich Supercomputing Centre, and Toni Cortes from the Barcelona Supercomputing Center about this and we decided to get something off the ground.

My role is to facilitate the discussions using an industry standard process to design architectures. One point that we all agreed with is that we need to start with the applications, putting aside current models, and what is it that applications will require in the exascale era. So we are currently gathering requirements from application developers as the primary contributors and also with an array of storage experts.

As a result of the insights revealed by this application focus, we are concentrating on middleware. That means the APIs that applications and the runtime can use to control the storage. We don’t intend to specify a backend so that storage vendors can layer this on with either an existing or a new solution.

HPCwire: What the relationship between this effort and other exascale work going on under OpenSFS and the broader Lustre community?

Braam: The initial picture is that the middleware might well utilize Lustre or another parallel file system as a backend store, but that future, newer architectures, for example, distributed key value stores or platforms targeting integrated hierarchical storage like flash, could also provide a backend.

I’m not sure if OpenSFS has discussed this effort just yet, but it has been recently endorsed by EOFS.

HPCwire: I/O in HPC seems like it’s always been behind the curve in regard to user needs. Why do you think this is so?

Braam: Well historically HPC has been so focused on compute that often I/O was an afterthought. However I think quite clearly that is changing, with I/O getting more and more focus. I think one thing that we have done with this initiative is to really focus on what it is the users need, so perhaps with the increased focus on I/O and the user focus we are now bringing to bear, we can address previous imbalances.

HPCwire: Why the focus to fix all this at exascale?

Braam: For up to hundreds of petaflops, a modification to use flash caches or burst buffers will likely provide a “good enough” solution. When we go beyond that, the numbers — the number of drives required — demand a new paradigm of managing data. So exascale is where the game is changing.

HPCwire: At the first workgroup meeting that took place on February 7 in Munich, what were the main topics of discussion?

Braam: The main topics were how application programmers envision using huge data stores, more precisely what their requirements are. It’s probably best summarized in the technical summary at EOFS Exascale IO Workgroup website http://www.eiow.org/technical-summary.

HPCwire: What were some of the exascale I/O requirements discussed?

Braam: The three that were most prominent, and perhaps least expected, were the so-called guided mechanisms: how can applications influence the life cycle of the data in terms of re-use, longevity and importance; the topic of nested metadata, for example, providing “bundles” with all the data belonging to an application; and schemas to describe metadata and data structure.

Finally there was a lot of emphasis on building a stackable system that is general enough to include multiple existing schema providing very clear understandings of, for example, transactional consistency, data integrity behavior through several layers of software.

All the usual suspects including scalability, manageability, diagnostics and performance were, of course, also coming up.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This