Convey Cranks Up Performance with Latest FPGA-Accelerated Computer

By Michael Feldman

April 24, 2012

Convey Computer has launched its newest x86-FPGA “hybrid-core” server. Dubbed HC-2, it represents the first major upgrade of the system since the company introduced the HC-1 product back in 2008. The new offering promises much better performance, but with a similar price range as the original system.

The new HC-2 keeps the basic architecture Convey established with the HC-1 of an x86 host glued to a custom-wrapped FPGA board that acts as a coprocessor. Like its predecessor, the HC-2 is not a flops machine. The FPGA-based coprocessor is designed to accelerate data-intensive workloads like genome sequence alignment and other types of data mining workloads. The coprocessor memory subsystem is built like that of a vector supercomputer, able to deliver reads and write at much higher bandwidth than that of a standard commodity server.

Although there are some important hardware tweaks with the HC-2, binary compatibility has been retained so that software developed for the original HC-1 platform can execute as is on the new platform. As before, the coprocessor subsystem is tapped into via Convey-supplied libraries and tools, which allows the user to build (or reuse) customized application-specific instruction for accelerating codes. And since the platform is essentially an x86 Linux server, standard HPC software, like MPI or a workload manager, runs on the platform transparently.

Hardware-wise, most of the HC-2 upgrades are on the host side, where Convey has swapped out the older Intel Xeon X5400 (“Harpertown) used on the HC-1 with CPUs of more recent vintage, namely the Xeon X5600 (“Westmere”) and Xeon E5-2600 (“Sandy Bridge”) processors. The Westmere-based hardware will employ the 6-core X5690 CPU running at 2.93 GHz, while the Sandy Bridge-based servers will come in two basic flavors, 4-core and 8-core, but offered at clock speeds ranging from 2.4 to 3.3 GHz. The coprocessor will use the same Xilinx FPGAs present in the HC-1: Virtex-5 for the baseline server and Virtex-6 for the more performant “ex” variant.

Memory capacity is quite a bit higher on the new servers too. The Westmere-based system can reach up to 192 GB, which is a nice bump from the 128 GB limit on the HC-1 gear. Thanks to the new Sandy Bridge design, though, servers equipped with those CPUs can be outfitted with as much as 768 GB of memory. The memory capacity on the FPGA coprocessor board memory will top out at 64 GB, the same as it was on the HC-1.

I/O has been kicked up as well. Instead of just a single Gen 2 PCIe port, a SATA interface, 1 to 3 hot swap SATA drives, and an IDE optical drive, the newer servers sport up to 8 SATA drives, 2 Intel I/O modules slots, and 5 PCIe Gen 3 ports (although not all these options are available in all configurations).  Since these are essentially data-crunching machines, the extra I/O support should be much appreciated.

The biggest design change was a result of the Westmere/Sandy Bridge CPU upgrade. This forced the Convey engineers to make a decision about the host-coprocessor interconnect, which on the Harpertown-equipped HC-1 was based on Intel’s Front-Side Bus (FSB). Since Harpertown was the last FSB-based Xeon chip, with all subsequent design using the new QuickPath Interconnect (QPI), Convey had to go either stay native and build a QPI-based system or use PCIe. They opted for the latter, which, given that PCIe is an industry standard, gave them the most flexibility going forward.

Moving to PCIe also freed up a CPU socket that was taken up by the coprocessor interface under the FSB scheme. Thus the HC-2 servers can all be dual-socket servers instead of the single-socket systems of the HC-1. That’s a fortuitous development since, according to Convey CEO Bruce Toal, there was somewhat of an imbalance in the original design.

In particular, with only a single dual- or quad-core Xeon in the HC-1, in some cases there wasn’t enough x86 performance to keep up with a fully outfitted four-FPGA coprocessor, whilst simultaneously handling I/O. Now with the extra CPU on the freed socket (not to mention the more numerous cores of Westmere and Sandy Bridge), the host has a lot more cycles available to it to feed the coprocessor and I/O devices.

The company is claiming a 2- to 3-fold improvement in application performance for the HC-2 compared to the original HC-1 and a 10- to 50-fold performance boost compared to a vanilla x86 server. For example, a 12-core x86 server running a genome sequence application using the Burrows-Wheeler Aligner (BWA) algorithm can align a little over 7 thousand sequences per second. Even the older generation HC-1ex managed 27 thousand alignments per second, but with the new HC-2ex gear, that goes up to over 66 thousand alignments. A similar performance boost has been demonstrated with BLAST, the Basic Local Alignment Search Tool.

As impressive as that is, the energy efficiency of the new system is equally noteworthy. While the highest performing Sandy Bridge CPU-based servers will require an 1800 watt power supply, the majority of the HC-2 configurations will fit into a 1570 watt box. That’s only a marginally higher than the 1520 watt power supply on the original top-of-the line HC-1ex, but since the new version is promising to be at least twice as fast, performance-per-watt has improved substantially.

That plays into one of Convey’s main pitches for their hybrid-core solution: reducing the total cost of ownership (TCO). And if these HC-2 performance and power numbers hold up, that story just got better. The company says for a typical bioinformatics application you only need about 1/15 the number of HC-2ex nodes compared running the same job on a standard x86 (dual-socket Westmere) cluster. Although each Convey node is going to draw more power than a commodity server, it still works out to 83 percent less power overall for a given amount of application throughput. Likewise, datacenter floor space is just a fraction of what would be needed for an all-x86 setup. Overall, Convey estimates a three-year TCO savings of 75 percent.

Toal says it’s a bit easier to convince commercial users of the TCO advantages, since they are more sensitive to datacenter operations costs than their academic counterparts. In research environments, the electricity bill is typically paid by the institution, so these users tend to be less concerned about energy efficiency. “You have to find the guy that owns the power budget,” says Toal.

Nevertheless, a good chunk of Convey’s business is done with non-commercial customers across all their four principle application domains: bioinformatics, government, telco, and research. Not surprisingly for an FPGA-based solution, bioinformatics is the biggest vertical, which, according to Toal, represents 36 percent of their shipments. Government, which includes a lot of classified apps (think national security-type data mining) and defense work, is second at 21 percent. The research space proper, which is centered on deployments at DOE national labs like Oak Ridge and Lawrence Berkeley National Labs, is 18 percent of the business. Lastly is the telco market, which represents 17 percent of Convey’s shipments.

System pricing on the new HC-2 offerings are in line with the HC-1 products. A Westmere-based HC-2 server with a minimal configuration begins at $40,000; the corresponding Sandy Bridge box starts at $41K. Adding faster processors and more memory will kick up the price accordingly. The Westmere-based servers are already available and have been shipping for some time, including one deployment at Jackson Laboratory (JAX), in Maine. The Sandy Bridge gear won’t be available until July.

Related Articles

Convey Bends to Inflection Point

Convey Debuts Second-Generation Hybrid-Core Platform

Startup Provides a New Twist on Reconfigurable Supercomputing

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “pre-exascale” award), parsed out additional information ab Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid whoops and hollers from the crowd, Thomas Sterling presented t Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out plans to push deeper into climate science and develop more gran Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale companies and their embrace of AI and deep learning – tha Read more…

By Doug Black

HPE Extreme Performance Solutions

Creating a Roadmap for HPC Innovation at ISC 2017

In an era where technological advancements are driving innovation to every sector, and powering major economic and scientific breakthroughs, high performance computing (HPC) is crucial to tackle the challenges of today and tomorrow. Read more…

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network designed to emulate and compete with the human brain. In thi Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big data and artificial intelligence software to its top-of-the-l Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “global” launch event in Austin TX. In many ways it was a fu Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it, analysts and journalists want to report on it. Deep learni Read more…

By Doug Black

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid wh Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out pla Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale Read more…

By Doug Black

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big d Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “g Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it Read more…

By Doug Black

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Knights Landing Processor with Omni-Path Makes Cloud Debut

April 18, 2017

HPC cloud specialist Rescale is partnering with Intel and HPC resource provider R Systems to offer first-ever cloud access to Xeon Phi "Knights Landing" processors. The infrastructure is based on the 68-core Intel Knights Landing processor with integrated Omni-Path fabric (the 7250F Xeon Phi). Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This