Intel Makes a Deal for Cray’s Interconnect Assets

By Michael Feldman

April 25, 2012

Supercomputer maker Cray is methodically and inevitably shifting its technology focus from hardware to software. Another step in that direction played itself out this week in the company’s sale of its highly treasured supercomputing interconnect technology. On Tuesday evening, Cray and Intel announced that they signed a “definitive agreement” that would transfer the interconnect program and expertise to the x86 chipmaker.

The sale would send $140 million in cash to Cray, and would transfer the majority of the supercomputer maker’s interconnect IP and corresponding 74-person development team to Intel. The acquisition includes 34 patents (or applications), representing 15 percent of Cray’s patent portfolio. The transaction is expected to close by the end of the quarter.

The deal is important because it gives Intel a high performance, scalable interconnect technology to potentially integrate into its high-end server processors. At the same time it gives Cray a nice influx of cash and relieves the supercomputer maker of the significant R&D expense of maintaining an ongoing interconnect technology program.

On the downside, Cray is sending a critical piece of its technology into the general circulation. As pointed out in a commentary by Wolfgang Gentzsch, there are reasons for concern:

I can imagine that selling these interconnect assets could make Cray more vulnerable against their competitors, in the mid-term, because the company is losing a great differentiating asset (and patents), and that would be a pity. Cray now has to compete on the integration and services levels, which is more difficult to do, because every competitor tries this.

For the time being though, it’s going to be business as usual at Cray. The acquisition doesn’t effect the current Gemini interconnect in the existing XE6/XK6 supercomputers, only the technology tied to the forthcoming Aries interconnect that is slated to appear in Cray’s next-generation “Cascade” system. The deal will also encompass Pisces, a future Cray interconnect that is in the early stage of development.

As Cray CEO Peter Ungaro explained in a conference call with investors and analysts on Wednesday, the motivation behind the technology sale has to do with the technology shift he and others see coming for these system networks. Over the next several years, interconnect processing will likely be moving from standalone chips onto the central processor. This is apt to be especially true for CPUs destined for large-scale clusters, and most especially for supercomputers. “It’s been clear that the important technology trends are starting to intersect, enabling more powerful and energy-efficient systems interconnects by more closely integrating this technology with the processor,” explained Ungaro.

The agreement excludes Intel from reselling standalone Aries chips to anyone but Cray, which puts a protective bubble around the Cascade supercomputer over its projected lifetime (2013 to 2016). After that though, the supercomputer maker is effectively out of the interconnect business. “What will be changing in 2017, and beyond, is that we won’t continue to build system interconnect hardware,” said Ungaro.

What that leaves for Cray is its other differentiating technology assets, namely HPC system software, compilers and tools as well as its custom designs for cooling and packaging supercomputers. It also allows Cray to focus on its newfound ventures in big data and storage, which they intend to integrate more intimately with the rest of their supercomputing offerings over the next several years. The majority of these technologies revolve around software. As commodity hardware has worked its way up the food chain into HPC, its the software that, more and more, has become the differentiating element for the kinds of high-end systems that Cray sells.

Over the years Cray has slowly weaned itself away from relying on its own custom hardware, as general-purpose technology has become powerful enough to support supercomputers. Witness the fact that Cray no longer uses its home-grown vector processors or other CPUs of its on making for its flagship supercomputers, relying instead on industry standard x86 chips and GPUs. The move to jettison the interconnect IP is another step down that road.

From Intel’s point of view, they get am additional interconnect technology in their collection (alongside QLogic’s InfiniBand plus Fulcrum’s and NetEffect’s Ethernet technology), as well as the human expertise to drive the technology forward. Intel has yet to outline its plans for the Cray IP, but since the company intends to be the chipmaker-of-choice for the largest machines in the world — both supercomputers and ultra-scale enterprise clusters — it’s certainly conceivable that Aries technology will find its way onto future Xeon and/or MIC chips before the end of the decade.

The acquisition also serves to counter AMD’s recent buy of SeaMicro, in which the Intel rival took ownership of SeaMicro’s supercomputing fabric ASIC. Like Intel, AMD is also likely to integrate that interconnect technology on-chip.

Assuming Intel, AMD, or both, are able to successfully integrate these high-performance interconnects onto commodity parts, that’s good news for HPC. Getting this critical element of supercomputing technology onto a tick-tock processor cycle is preferable to the slower pace of development possible under a small vendor like a Cray or SeaMicro.

This would put pressure on companies like Mellanox and some Ethernet NIC vendors who could see a good chunk of their market disappear onto the processor. And it could also persuade vendors like Fujitsu and IBM, who build supercomputers with their own custom-built interconnects, to rethink their strategy. But that’s a story for another day.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

Xilinx Says Its New FPGA is World’s Largest

August 21, 2019

In this age of exploding “technology disaggregation” – in which the Big Bang emanating from the Intel x86 CPU has produced significant advances in CPU chips and a raft of alternative, accelerated architectures... Read more…

By Doug Black

Supercomputers Generate Universes to Illuminate Galactic Formation

August 20, 2019

With advanced imaging and satellite technologies, it’s easier than ever to see a galaxy – but understanding how they form (a process that can take billions of years) is a different story. Now, a team of researchers f Read more…

By Oliver Peckham

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Keys to Attracting the Newest HPC Talent – Post-Millennials

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

For engineers and scientists growing up in the 80s, the current state of HPC makes perfect sense. Read more…

Singularity Moves Up the Container Value Chain

August 20, 2019

The enterprise version of the Singularity HPC container platform released this week by Sylabs is designed to allow users to create, secure and share the high-end containers in self-hosted production deployments. The e Read more…

By George Leopold

At Long Last, Supercomputing Helps to Map the Poles

August 22, 2019

“For years,” Paul Morin wrote, “those of us that made maps of the Poles apologized. We apologized for the blank spaces on maps, we apologized for mountains being in the wrong place and out-of-date information.” Read more…

By Oliver Peckham

IBM Deepens Plunge into Open Source; OpenPOWER to Join Linux Foundation

August 20, 2019

IBM today announced it was contributing the instruction set (ISA) for its Power microprocessor and the designs for the Open Coherent Accelerator Processor Inter Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

Intel 7nm GPU on Roadmap for 2021, OneAPI Coming This Year

May 8, 2019

At Intel's investor meeting today in Santa Clara, Calif., the company filled in details of its roadmap and product launch plans and sought to allay concerns about delays of its 10nm chips. In laying out its 10nm and 7nm timelines, Intel revealed that its first 7nm product would be... Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This