AMD : The Integration Revolution?

By Nebojsa Novakovic

May 7, 2012

By Nebojsa Novakovic

The potential–and challenges of multi-core processing

In recent years, microprocessor designers began hitting the limitations of the single-core architecture. So they made the shift to power-efficient multi-core designs. Now they’re running up against the limitations of this format, as programming multi-core processors becomes increasingly complex. One path forward is to synergistically combine the potential of both CPU and GPU units. But integrating two very high powered processing units with somewhat differing performance and bandwidth requirements can pose interesting challenges to the overall system architecture.

AMD is proposing to solve these issues with a combination of hardware solutions and system-level programming tools, ushering in a new era of what has become known as heterogeneous computing.

AMD Fig. 1 

The promise of Heterogeneous System Architecture (HSA)

While it has been recognized for some time that GPUs can be used to do parallel processing, the programmer’s task has been difficult if not extraordinary. That’s where AMD’s Heterogeneous System Architecture (HSA) comes in. HSA enables a new way to program applications using the GPU that can make it easier for mainstream programmers. AMD’s HSA is a full solution approach, enabling mainstream programmers to write parallel processing code as easily for the GPU as the CPU. And in some cases, the code may be able to execute on either the CPU or GPU, based on the system’s resources.

One way HSA can help solve the problem is by providing a unified address space for the CPU and GPU. With HSA, GPUs support the same page tables x86 CPUs use for mapping program memory pages to physical memory. Now GPUs can use a much larger memory map and, more importantly, a pointer is usually the same for code running on the CPU and code running on the GPU. The latter allows one copy of data to exist in memory and both the CPU and GPU can act upon it. The programmer doesn’t have to manage two or more copies of the same data. This design also helps improve performance because it is no longer necessary to make copies and keep them synchronized.

AMD is proposing an open platform architecture for HSA with published specifications. HSA will have a virtual ISA known as HSAIL (HSA Intermediate Language), a memory model, and a system specification. AMD is working with hardware, operating system, tools, and application companies to form an HSA foundation to guide the architectural development into the future.

Among the programmers I talk to, there is a great deal of excitement in being able to obtain that huge untapped performance potential from GPUs via HSA in an easy and transparent way, something that was difficult, if not impossible, until now

Combining the CPU and GPU: Bringing the APU to life

A hardware merger of the CPU and GPU, AMD’s Accelerated Processing Units (APUs) provide streamlined hardware-level integration of these two processing units. By the time of the AMD Fusion12 Developer Summit (June 11-14, 2012), AMD will have introduced “Trinity,” a second generation APU in market, along with the two first generation products AMD A-Series and AMD C and E-Series APUs formerly codenamed “Llano,” and “Brazos.”

The “Brazos”-based AMD C and E-Series APU combines an ultra-low power dual core CPU with an entry-level AMD Radeon™ GPU. Variants of these APUs are targeted at tablets, fanless notebooks, entry-level notebooks, and entry-level desktops. The “Llano”-based AMD A-Series APU combines two or four “Husky” CPU cores with a mid-range, AMD Radeon™ HD 6500-series discrete-class GPU. Husky cores are the next generation of the cores from the popular AMD Phenom™ processor series of AMD CPUs. The “Trinity”-based AMD A-Series variants target mainstream notebooks and mainstream desktops with good CPU performance and industry leading integrated graphics and video capabilities.

All three AMD APU families benefit from the greatly increased speed of communications between the CPU and GPU. Both the bandwidth and the latency for response are improved. All support DDR3 memory, DirectX 11 graphics, and have dedicated hardware for video playback. AMD C and E-Series has a single memory channel while AMD A-Series for both Llano and Trinity have dual memory channel support. To fully handle the memory bandwidth requirements of the larger GPU units in the A-Series of Llano and Trinity, DDR3 memory speeds up to 1600 and 1866 are supported, respectively.

The APU impact on system design: board, memory, graphics, and form factor

For a mainstream PC solution, the APU enables you to fit a quad core DirectX 11 3D gaming system with all the familiar features into a form-factor smaller than a Mini-ITX. Even if you add PCIe® expansion slots, there is still plenty of space for a Mini-ITX format solution; even a Pico-ITX form factor should be possible.

This opens up a design choice: One option is to stick with the default spec. The result will be smaller than most current TV set top boxes with near zero noise. The other choice is to stick with the Mini-ITX format, but provide performance enhancements through the use of a better cooling solution (to enable overclocking), adding faster memory options, and adding AMD Radeon™ Dual Graphics.

There were numerous online website reviews of the first generation APU desktop platforms discussing the various memory choices. Based on the current product performance and return on the memory speed investment, DDR3-1866 CL9 DIMMs are the best memory choice providing an outstanding performance per dollar. For the second generation APU, a DDR3-2133 CL10 or better memory should strike a good balance.

In summary, the AMD APU’s integration, balanced performance, expandability, and power usage enables new ultra-compact form factors for complete systems. The power consumption savings that can come from running a near teraflop of performance with less than 100W power can enable much “greener” high-end machines–up to the supercomputer range.

The APU impact in tablet and netbook space

The lowest power version of the AMD E-Series APU is suitable for an x86 tablet, which can run Windows 8 and avoid the dependence on application stores and such centralized resources. The added CPU and graphics horsepower of the APU enables new, productive form factors for tablets. How about a 11” or 12” inch full HD+ tablet with 16:10, 1920×1200 or even 3:2, 1920×1280 screen? Not only are these far more productive than movie screen 16:9 displays, but oriented in portrait mode they can emulate a printed page. Future ultrathin versions of quad-core AMD APUs in newer processes are designed to enable ultrahigh resolution 3D tablets that can also substitute for a proper PC.

Taking the APU further

A powerful GPU closely tied to the CPU not only benefits 3D graphics applications, but also applications with intense parallel computation. Examples include ultrafast large spreadsheet calculation, database manipulation, and media creation. On the larger scale, an APU-powered petaflop machine spread could enable more affordable supercomputing and large data analysis for many more users. An APU-based supercomputer could achieve its floating-point performance rating at one-third the power of the usual purely x86 CPU-based one, a massive advantage when combined with the right software.

Looking forward

The AMD APU and HSA approaches are revolutionary to programmers and users. AMD architecture changes not just the PC processor architecture, but the system design. That may not be obvious when looking at the first generation APUs. However, as AMD further develops APUs the benefit is bound to become obvious.

The HSA programming model will open new worlds of opportunities for the programmers, challenging them to harness the new performance potential. The more intricate interdependencies and benefits from that integration also will require system builders and designers to put more thought into maximizing their systems’ competitiveness. Over time, the benefits of the APU should spread top to bottom, from the supercomputer to the smartphone.

About the author: Based in Singapore, Nebojsa Novakovic is a strategic advisor to VR-Zone.com, Asia Pacific editor for TheInquirer.net, and frequently writes on high-end computing, system architecture, processors, 3-D graphics and related subjects.

Ready to learn more? AMD’s Fusion12 Developer Summit unites the industry’s experts in the world of heterogeneous computing. Held June 11-14, 2012, in Bellevue, Washington, the event provides deep, actionable content across ten tracks, covering heterogeneous computing as it relates to multimedia, graphics, cloud computing, security, big data, and more. Whether you’re responsible for planning or development, you’ll find the tools, knowledge, and resources you need to take advantage of this new era of computing. Learn more at amd.com/afds.

 

 

This paper is sponsored by AMD
© 2012 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other names are for identification purposes only and may be trademarks of their respective owners.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

2022 Road Trip: NASA Ames Takes Off

November 25, 2022

I left Dallas very early Friday morning after the conclusion of SC22. I had a race with the devil to get from Dallas to Mountain View, Calif., by Sunday. According to Google Maps, this 1,957 mile jaunt would be the longe Read more…

2022 Road Trip: Sandia Brain Trust Sounds Off

November 24, 2022

As the 2022 Great American Supercomputing Road Trip carries on, it’s Sandia’s turn. It was a bright sunny day when I rolled into Albuquerque after a high-speed run from Los Alamos National Laboratory. My interview su Read more…

2022 HPC Road Trip: Los Alamos

November 23, 2022

With SC22 in the rearview mirror, it’s time to get back to the 2022 Great American Supercomputing Road Trip. To refresh everyone’s memory, I jumped in the car on November 3rd and headed towards SC22 in Dallas, stoppi Read more…

Chipmakers Looking at New Architecture to Drive Computing Ahead

November 23, 2022

The ability to scale current computing designs is reaching a breaking point, and chipmakers such as Intel, Qualcomm and AMD are putting their brains together on an alternate architecture to push computing forward. The chipmakers are coalescing around the new concept of sparse computing, which involves bringing computing to data... Read more…

QuEra’s Quest: Build a Flexible Neutral Atom-based Quantum Computer

November 23, 2022

Last month, QuEra Computing began providing access to its 256-qubit, neutral atom-based quantum system, Aquila, from Amazon Braket. Founded in 2018, and built on technology developed at Harvard and MIT, QuEra, is one of Read more…

AWS Solution Channel

Shutterstock 1648511269

Avoid overspending with AWS Batch using a serverless cost guardian monitoring architecture

Pay-as-you-go resources are a compelling but daunting concept for budget conscious research customers. Uncertainty of cloud costs is a barrier-to-entry for most, and having near real-time cost visibility is critical. Read more…

 

shutterstock_1431394361

AI and the need for purpose-built cloud infrastructure

Modern AI solutions augment human understanding, preferences, intent, and even spoken language. AI improves our knowledge and understanding by delivering faster, more informed insights that fuel transformation beyond anything previously imagined. Read more…

SC22’s ‘HPC Accelerates’ Plenary Stresses Need for Collaboration

November 21, 2022

Every year, SC has a theme. For SC22 – held last week in Dallas – it was “HPC Accelerates”: a theme that conference chair Candace Culhane said reflected “how supercomputing is continuously changing the world by Read more…

Chipmakers Looking at New Architecture to Drive Computing Ahead

November 23, 2022

The ability to scale current computing designs is reaching a breaking point, and chipmakers such as Intel, Qualcomm and AMD are putting their brains together on an alternate architecture to push computing forward. The chipmakers are coalescing around the new concept of sparse computing, which involves bringing computing to data... Read more…

QuEra’s Quest: Build a Flexible Neutral Atom-based Quantum Computer

November 23, 2022

Last month, QuEra Computing began providing access to its 256-qubit, neutral atom-based quantum system, Aquila, from Amazon Braket. Founded in 2018, and built o Read more…

SC22’s ‘HPC Accelerates’ Plenary Stresses Need for Collaboration

November 21, 2022

Every year, SC has a theme. For SC22 – held last week in Dallas – it was “HPC Accelerates”: a theme that conference chair Candace Culhane said reflected Read more…

Quantum – Are We There (or Close) Yet? No, Says the Panel

November 19, 2022

For all of its politeness, a fascinating panel on the last day of SC22 – Quantum Computing: A Future for HPC Acceleration? – mostly served to illustrate the Read more…

RISC-V Is Far from Being an Alternative to x86 and Arm in HPC

November 18, 2022

One of the original RISC-V designers this week boldly predicted that the open architecture will surpass rival chip architectures in performance. "The prediction is two or three years we'll be surpassing your architectures and available performance with... Read more…

Gordon Bell Special Prize Goes to LLM-Based Covid Variant Prediction

November 17, 2022

For three years running, ACM has awarded not only its long-standing Gordon Bell Prize (read more about this year’s winner here!) but also its Gordon Bell Spec Read more…

2022 Gordon Bell Prize Goes to Plasma Accelerator Research

November 17, 2022

At the awards ceremony at SC22 in Dallas today, ACM awarded the 2022 ACM Gordon Bell Prize to a team of researchers who used four major supercomputers – inclu Read more…

Gordon Bell Nominee Used LLMs, HPC, Cerebras CS-2 to Predict Covid Variants

November 17, 2022

Large language models (LLMs) have taken the tech world by storm over the past couple of years, dominating headlines with their ability to generate convincing hu Read more…

Nvidia Shuts Out RISC-V Software Support for GPUs 

September 23, 2022

Nvidia is not interested in bringing software support to its GPUs for the RISC-V architecture despite being an early adopter of the open-source technology in its GPU controllers. Nvidia has no plans to add RISC-V support for CUDA, which is the proprietary GPU software platform, a company representative... Read more…

RISC-V Is Far from Being an Alternative to x86 and Arm in HPC

November 18, 2022

One of the original RISC-V designers this week boldly predicted that the open architecture will surpass rival chip architectures in performance. "The prediction is two or three years we'll be surpassing your architectures and available performance with... Read more…

AWS Takes the Short and Long View of Quantum Computing

August 30, 2022

It is perhaps not surprising that the big cloud providers – a poor term really – have jumped into quantum computing. Amazon, Microsoft Azure, Google, and th Read more…

Chinese Startup Biren Details BR100 GPU

August 22, 2022

Amid the high-performance GPU turf tussle between AMD and Nvidia (and soon, Intel), a new, China-based player is emerging: Biren Technology, founded in 2019 and headquartered in Shanghai. At Hot Chips 34, Biren co-founder and president Lingjie Xu and Biren CTO Mike Hong took the (virtual) stage to detail the company’s inaugural product: the Biren BR100 general-purpose GPU (GPGPU). “It is my honor to present... Read more…

Tesla Bulks Up Its GPU-Powered AI Super – Is Dojo Next?

August 16, 2022

Tesla has revealed that its biggest in-house AI supercomputer – which we wrote about last year – now has a total of 7,360 A100 GPUs, a nearly 28 percent uplift from its previous total of 5,760 GPUs. That’s enough GPU oomph for a top seven spot on the Top500, although the tech company best known for its electric vehicles has not publicly benchmarked the system. If it had, it would... Read more…

AMD Thrives in Servers amid Intel Restructuring, Layoffs

November 12, 2022

Chipmakers regularly indulge in a game of brinkmanship, with an example being Intel and AMD trying to upstage one another with server chip launches this week. But each of those companies are in different positions, with AMD playing its traditional role of a scrappy underdog trying to unseat the behemoth Intel... Read more…

JPMorgan Chase Bets Big on Quantum Computing

October 12, 2022

Most talk about quantum computing today, at least in HPC circles, focuses on advancing technology and the hurdles that remain. There are plenty of the latter. F Read more…

UCIe Consortium Incorporates, Nvidia and Alibaba Round Out Board

August 2, 2022

The Universal Chiplet Interconnect Express (UCIe) consortium is moving ahead with its effort to standardize a universal interconnect at the package level. The c Read more…

Leading Solution Providers

Contributors

Using Exascale Supercomputers to Make Clean Fusion Energy Possible

September 2, 2022

Fusion, the nuclear reaction that powers the Sun and the stars, has incredible potential as a source of safe, carbon-free and essentially limitless energy. But Read more…

Nvidia, Qualcomm Shine in MLPerf Inference; Intel’s Sapphire Rapids Makes an Appearance.

September 8, 2022

The steady maturation of MLCommons/MLPerf as an AI benchmarking tool was apparent in today’s release of MLPerf v2.1 Inference results. Twenty-one organization Read more…

Not Just Cash for Chips – The New Chips and Science Act Boosts NSF, DOE, NIST

August 3, 2022

After two-plus years of contentious debate, several different names, and final passage by the House (243-187) and Senate (64-33) last week, the Chips and Science Act will soon become law. Besides the $54.2 billion provided to boost US-based chip manufacturing, the act reshapes US science policy in meaningful ways. NSF’s proposed budget... Read more…

SC22 Unveils ACM Gordon Bell Prize Finalists

August 12, 2022

Courtesy of the schedule for the SC22 conference, we now have our first glimpse at the finalists for this year’s coveted Gordon Bell Prize. The Gordon Bell Pr Read more…

Intel Is Opening up Its Chip Factories to Academia

October 6, 2022

Intel is opening up its fabs for academic institutions so researchers can get their hands on physical versions of its chips, with the end goal of boosting semic Read more…

AMD Previews 400 Gig Adaptive SmartNIC SOC at Hot Chips

August 24, 2022

Fresh from finalizing its acquisitions of FPGA provider Xilinx (Feb. 2022) and DPU provider Pensando (May 2022) ), AMD previewed what it calls a 400 Gig Adaptive smartNIC SOC yesterday at Hot Chips. It is another contender in the increasingly crowded and blurry smartNIC/DPU space where distinguishing between the two isn’t always easy. The motivation for these device types... Read more…

Google Program to Free Chips Boosts University Semiconductor Design

August 11, 2022

A Google-led program to design and manufacture chips for free is becoming popular among researchers and computer enthusiasts. The search giant's open silicon program is providing the tools for anyone to design chips, which then get manufactured. Google foots the entire bill, from a chip's conception to delivery of the final product in a user's hand. Google's... Read more…

AMD’s Genoa CPUs Offer Up to 96 5nm Cores Across 12 Chiplets

November 10, 2022

AMD’s fourth-generation Epyc processor line has arrived, starting with the “general-purpose” architecture, called “Genoa,” the successor to third-gen Eypc Milan, which debuted in March of last year. At a launch event held today in San Francisco, AMD announced the general availability of the latest Epyc CPUs with up to 96 TSMC 5nm Zen 4 cores... Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire