Intel Rolls Out New Server CPUs

By Michael Feldman

May 14, 2012

Intel Corp. has launched three new families of Xeon processors, joining the Xeon E5-2600 series the chipmaker introduced in March. These latest chips span the entire market for the Xeon line, from four- and two-socket servers, down to entry-level workstations and microservers. A number of HPC server makers, including SGI, Dell, and Appro announced updated hardware based on the new silicon.

The newest Xeon of greatest interest to high performance computing is the Sandy Bridge E5-4600 series, which is built for four-socket servers. At the CPU level, the E5-4600 is more or less identical to the E5-2600 for two-socket systems, both of which are available in 4-, 6-, and 8-core flavors, support 4 memory channels, include 40 lanes of integrated PCIe 3.0, and come with up to 20 MB of last level cache. The four-socket E5-4600 can support twice as much memory per system (up to 1.5 TB) as its two-socket counterpart, but that just serves to keep the per processor and per core memory ratio in line.

In normal times, the new four-socket Xeon would simply take the place of the older technology, in this case the Xeon E7 (“Westmere-EX”), but Intel has moved the new chip into a somewhat different role. According to Michele Fisher, a senior product marketing engineer at Intel, the E5-4600 is intended to complement the E7, rather than replace it. Specifically, the Sandy Bridge version is a “cost and density optimized” CPU for four-socket servers, which in this case is reflected in less cores (maxing out at 8 instead of 10 on the Westmere-EX), a lower memory capacity (1.5 TB instead of 2.0 TB), and less RAS support. It’s also less expensive. The price range on the new four-socket Xeons is $551 to $3,616; on the older Westmere E7 chips, it’s $774 to $4,616.

The idea, says Fisher, is to target the new four-socket CPUs for dense, scale-out systems in domains like HPC and telco, and to support growing geographies like China, which are especially cost-conscious. And because of their density and better energy efficiency, the new CPUs are especially suitable for four-socket blade servers. The older E7 chips will continue to be sold into more traditional enterprise systems, in particular, high-end transactional database machines, where the larger memory footprint and high reliability features are most appreciated.

Since the E5-4600 supports the Advanced Vector Extensions (AVX), courtesy of the Sandy Bridge microarchitecture, the new chip can do floating point operations at twice the clip of its pre-AVX predecessors. According to Intel, a four-socket server outfitted with E5-4650 CPUs can deliver 602 gigaflops on Linpack, which is nearly twice the flops that can be achieved with the top-of the-line E7 technology. That makes this chip a fairly obvious replacement for the E7 when the application domain is scientific computing.

Which explains why SGI is upgrading its Altix UV shared memory supercomputing platform from the E7 to the E5-4600. Also, since the UV has SGI’s custom NUMAlink interconnect and node controller, that system can scale well beyond the four sockets and 1.5 TB of cache coherent memory based on the native Intel chipset.

In fact, SGI’s new Sandy Bridge-based UV can scale up to 4,096 cores and 64 TB of memory in a single system. That’s twice the number of cores and four times the memory of the older Westmere-based UV. And because of the chip’s AVX support, peak flops per UV rack has doubled, from 5.4 to 11 teraflops.

SGI has already sold one of its new UVs to the COSMOS Consortium, a group that uses HPC to support origin-of-the-universe type research associated with Stephen Hawking’s cosmology work. Some of the simulations are designed to reveal the nature of the universe immediately after — as in one second after — the Big Bang. The computer will also support other cosmology research, including searching for planets outside our solar system.

Dell is also using the E5-4600, but in more conventional HPC gear. It’s putting the new Xeon into its four-socket PowerEdge M820 and R820, a blade and rackmount server, respectively. The M820 can house up to 10 full-height blades in 10U chassis, while the half-as-dense rackmount R820 puts a single four-socket server into a 2U box.

A couple steps down performance-wise from the E5-4600 is Intel’s new Sandy Bridge E5-2400, aimed at lower-end two socket servers. It’s designed to be a more energy-efficient alternative to the original two-socket E5-2600. It’s also considerably cheaper, with a price range of $188 to $1,440.

The E5-2400 series spans the same core counts as E5-2600, but gets by with one less memory channel (3), fewer PCIe lanes (24), and maxes out at half the memory (384 GB) of its older sibling. More importantly, they tend to be slower chips; the top-end E5-2440 is nearly full gigahertz slower (2.4 GHz) than the fastest E5-2600. But that translates into less power draw — from 60 watts on the low end part, up to 95 watts at the top end.

Their energy efficiency and cost make them suitable for scale-out clusters that don’t require a lot of single-threaded horsepower. Dell, for example, is using the E5-2400 processors in their new M420 blade, which is being positioned for some HPC-type workloads, especially animation and CGI rendering. The M420 is the first quarter-height dual-socket blade in the market; 32 of the mini-blades (1024 cores) can be squeezed into a 10U chassis. As with the four-socket gear, Dell is also offering a rackmount counterpart, the R420.

SGI is using the E5-2400 CPU as the base processor for its the Hadoop clusters, as well as in its Rackable server line for more general enterprise duty. For many Hadoop applications, which tend to be bound by data movement, rather than raw computational muscle, this chip could be a nice fit. And even though it’s slower than the mainline E5-2600 chips, SGI is still promising 22 percent better price-performance and 27 percent better performance/watt than the corresponding Westmere EP-based Hadoop gear.

The third new Xeon is the one-socket E3-1200 v2, a 22nm Ivy Bridge CPU for entry-level servers and workstations. Offered in dual-core and quad-core configurations, prices range from $189 to $884. The fastest part, at 3.7 GHz, offers quite respectable performance, but with only 8 MB of cache and a maximum memory capacity of 32 GB, the chip might be a bit of a stretch for HPC duty.

The family also includes two interesting new CPUs aimed at the microserver market, including Intel’s lowest powered Xeon, the E3-1220L v2. With a TDP of just 17 watts, that’s approaching ARM CPU territory. For example, Calexda makes a quad-core ARM chip for microservers that draws 5 watts, but that’s a 32-bit CPU, which limits its application in the server room rather substantially. The 64-bit E3 Xeon would have no such problem.

Intel is not positioning these new microserver Xeons for high performance computing; ostensibly they’re targeted for front-end web workloads, content delivery, and dedicated hosting. However, some creative server maker might be able to design a nifty little one-socket box with the E3-1220L v2 that could be used for some types of embarrassingly parallel codes. But since Intel would much rather sell its higher end E5 Xeons to its HPC customers, we’re not likely to see a Xeon-based microservers in supercomputers anytime soon.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

China’s TianHe-2A will Use Proprietary Accelerator and Boast 94 Petaflops Peak

September 25, 2017

The details of China’s upgrade to TianHe-2 (MilkyWay-2) – now TianHe-2A – were revealed last week at the Third International High Performance Computing Forum (IHPCF2017) in China. The TianHe-2A will use a proprieta Read more…

By John Russell

SC17 Preview: Invited Talk Lineup Includes Gordon Bell, Paul Messina and Many Others

September 25, 2017

With the addition of esteemed supercomputing pioneer Gordon Bell to its invited talk lineup, SC17 now boasts a total of 12 invited talks on its agenda. As SC explains, "Invited Talks are a premier component of the SC Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue’s max capacity and doubling 2016 attendee numbers), the one Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art of “The Grand Hotel Of The West,” contrasted nicely with Read more…

By Arno Kolster

China’s TianHe-2A will Use Proprietary Accelerator and Boast 94 Petaflops Peak

September 25, 2017

The details of China’s upgrade to TianHe-2 (MilkyWay-2) – now TianHe-2A – were revealed last week at the Third International High Performance Computing Fo Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art o Read more…

By Arno Kolster

Stanford University and UberCloud Achieve Breakthrough in Living Heart Simulations

September 21, 2017

Cardiac arrhythmia can be an undesirable and potentially lethal side effect of drugs. During this condition, the electrical activity of the heart turns chaotic, Read more…

By Wolfgang Gentzsch, UberCloud, and Francisco Sahli, Stanford University

PNNL’s Center for Advanced Tech Evaluation Seeks Wider HPC Community Ties

September 21, 2017

Two years ago the Department of Energy established the Center for Advanced Technology Evaluation (CENATE) at Pacific Northwest National Laboratory (PNNL). CENAT Read more…

By John Russell

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National Laboratory. Kothe is a 32-year veteran of DOE’s National Laboratory System. Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakthrough Science at the Exascale” at the ACM Europe Conference in Barcelona. In conjunction with her presentation, Yelick agreed to a short Q&A discussion with HPCwire. Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

  • arrow
  • Click Here for More Headlines
  • arrow
Share This