Calxeda Takes Aim at Big Data HPC with ARM Server Chip

By Michael Feldman

May 31, 2012

With Dell’s news this week of its renewed plans to bring ARM-based servers to datacenters and Intel’s recent unveiling of new Xeon CPUs aimed at ultra-low-power servers, the “microserver” marketplace is being primed for some commercial offerings. Chip startup Calxeda has been working to bring its own ARM-based SoC technology into the datacenter and, with the help of its OEM partners, the company is positioning the technology for its commercial debut.

The microserver phenomenon is just emerging, but it has all the earmarks of a disruptive market shift. The concept was invented to more closely match hardware capabilities with evolving datacenter workloads and energy usage. A near insatiable demand for Web-based serving and content delivery and a plethora of big data applications, combined with the escalating costs of power and cooling, has forced CPU makers to rethink their priorities. Calxeda, Marvell, Intel, and others recognized these trends forming years ago and started designing ultra-low-power parts aimed at these high-growth application areas.

High performance computing is somewhat on the periphery of this phenomenon. The HPC user’s obsession with performance, especially floating point performance, is rather at odds with these FLOP-challenged chips. And for the initial crop of ARM-based servers, there is the additional limitation of 32-bit computing, which cuts across both HPC and enterprise computing.

Calxeda’s EnergyCore processor, for example, is a quad-core ARM chip of Cortex A9 vintage, the same 32-bit architecture that powers the latest dual-core iPad (sans the PowerVR GPU). And although the Calxeda chip is marginally faster than the iPad chip, its top speed is just 1.4 GHz. With less than half the clock frequency and half the number of cores of a midrange Xeon CPU, the EnergyCore has about 1/10 the overall performance of a Sandy Bridge E5-2600.

The upside, of course, is power usage. While that same 8-core Sandy Bridge part has a 100-watt TDP, the EnergyCore SoC maxes out at less than less than 4 watts. And that includes a high performance on-chip fabric switch, which eliminates the need for a lot of network cabling and energy-sucking switches. The chip also incorporates a management engine that does high-level functions like intelligent node routing and power optimization.

When you add in 4 GB of RAM, a complete Calxeda server is only 5 watts. A four-node, 16-core reference board designed by Calxeda consumes just 20 watts and is 10 inches long.

The catch is that the application has to parallelize rather well. According to the chipmaker, what would have taken 400 servers of a conventional x86 setup now requires 1,600 Calxeda-based servers, albeit with just 1/10 the power requirement, 1/20 the rack footprint, and less than half the up-front costs. That level of savings is attracting a lot of attention from users with cluster apps that can scale reasonably well but don’t require scads of single-threaded performance or raw FLOPS.

That represents a large number of Web and enterprise workloads, but there is also a rather nice subset of HPC applications that can take advantage of this platform. According to Calxeda vice president of marketing Karl Freund, a lot of data-heavy HPC applications are fair game for ARM clusters. Any MapReduce/Hadoop-type application or really any code that is I/O- or memory-bound, rather than compute-bound, is a “great fit” says Freund.

It includes a number of big data-ish apps like financial and risk modeling, seismic codes, and various type of signal processing workloads. Freund also thinks there’s a case to be made here for genomic analysis. In these applications, performance tends to be constrained by the bottleneck at external storage and/or main memory, so you don’t need a fast clock on the CPU; it’s going to be waiting for data regardless of its GHz rating.

In fact, for data-bound codes, the slower the chip the better the performance per watt. That’s the essential design point of these ARM server chips, since they are geared for throughput processing on embarrassingly parallel workloads. And in many cases, you don’t need that much floating point horsepower either.

Even for traditional HPC science simulations, where floating point performance is often critical, the Calxeda solution might be the way to go. Although Freund admits that their CPU is not designed for FP performance, the hardware does include an FPU with both single and double precision FP support, not to mention a NEON SIMD engine with even better single precision performance. But it is by no means a high-end floating point microprocessor in the fashion of a Xeon or an Opteron.

Even in HPC though, that’s not always necessary. In conversations with users at Sandia National Labs, Freund related that only about 5 percent of the aggregate cycles on the labs’ simulation codes were double precision floating point operations. That suggests the Calxeda offering might be able to effectively negotiate a simulation code, slowing down on the floating point curves and making up time on the integer straightaways.

Another consideration is the movement toward heterogenous computing in HPC, where GPUs and to a lesser extent, FPGAs, are being employed as computational accelerators. Where applications can take advantage of such acceleration, a low-power ARM, rather than a big Xeon or Opteron, may be all that’s necessary for a host-side CPU. Freund says at least one customer is toying with the idea of hooking a Calxeda-based server to an FPGA for just such an arrangement.

To date, the company has attracted five OEMs that have designed servers around the EnergyCore SoC. HP and Boston Limited have demonstrated their Calxeda gear in public. HP’s offering, the Redstone Development Platform (4U 288 nodes), is not a commercial product, per se. It’s being distributed to select customers for testing and evaluation only. The Boston Limited platform, known as Viridis (2U 48 nodes), is also in the pre-commercial stage and is likewise being distributed to “interested parties.” And although Dell’s “Copper” microserver is officially powered by Marvell’s ARM server chip, the server maker is also in cahoots with Calxeda on other designs.

The remaining two Calxeda OEMs will remain nameless for the time being. However, according to Freund, three of the five system vendors should begin shipping Calxeda-powered servers in volume by Q4 of this year.

In the meantime, Sandia and MIT have signed up as beta sites for running some HPC codes through Calxeda hardware. A set of HPC libraries and packages have already been ported to the platform, including various flavors of MPI, BLAS, ScaLAPACK, Ganglia (monitoring) and Condor (checkpointing). Language support, including C, Fortran, Perl, Python, and Ruby is there as well.

Let the benchmarking begin.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This