AMD Cranks Up Opteron Speeds

By Robert Gelber

June 4, 2012

AMD has announced an update to their Opteron 6200 family aimed at HPC and performance-driven enterprise applications. The new 16-core Opteron 6278 and 6284 SE processors fall under the “Bulldozer” architecture, sporting similar core density and cache as their predecessors. The company is looking to continue a healthy competition with Intel, which recently added a handful of 8-core, 16-thread processors to their “Sandy Bridge” E5 lineup last month.

At first glance, the Opteron updates seem nearly nonexistent. The 6284 SE clocks in at 2.7 GHz, with a TDP of 140 watts, while the 6278 runs at 2.4 GHz and maxes out at 115 watts. Aside from a 100 MHz speed bump, both chips have the same specs as their 6276 and 6282 SE predecessors. Core count, cache and power consumption all remain the same.

HPCwire spoke with Michael Detweiller, product manager of AMD’s server group, who described the move as a standard procedure. “We saw an opportunity to get the additional frequency while staying within the existing power ranges, so basically this is adding performance without adding power consumption,” he explained.

According to AMD, a dual-socket server with a pair of 6276s can perform at 239 gigaflops. The new 6278 CPUs can run 4.6 percent faster, delivering 250 gigaflops with the same dual-socket configuration. Again, the performance improvement is minimal, but since the power draw was kept constant, flops per watt has been improved.

The chipmaker also introduced three new 4200 series Opterons, the 4276, 4240, and 4230.  Like their 6200 brethren, these chips are also 100 MHz faster than their predecessors, while holding to the same TDP. The 4200s, which max out at 8 cores, are aimed at more general server duty, like cloud computing, where performance per watt is the driving criteria.

When asked about the motivation to go ahead and add these chips to the family, Detweiller said that vendors and customers expressed interest in the new offerings “Basically it was clear that there was excitement from both our end-user community as well as our OEMs,” he said.

Apparently, one of these OEMs is HP. This morning’s announcement mentioned that HP plans to incorporate the new 6200 parts into their ProLiant Gen8 server family. The new models include the ProLiant Gen8 DL385p, a 2U rack server aimed at high performance computing, virtualization, and database applications, and the ProLiant Gen8 BL465c blade server, also targeting those same workloads.  The BL465c is the obvious choice for computational density; a fully outfitted rack will house 2,000 cores.

Dell is also expected to update its Opteron-based server portfolio with the new chips. That includes the PowerEdge C6145, C6105, R415, R515, R715, R815 and the M915.

Detweiller declined to comment about current or future HPC users looking to employ the updated 6200 chips. Currently, seven TOP500 systems run Bulldozer processors, including the number three-ranked Jaguar supercomputer at Oak Ridge National Lab. It’s conceivable that the new 6284 SE chip will power Jaguar’s next iteration, known as Titan. That system will be a contender for the world’s fastest supercomputer when it’s completed later this year.

AMD would certainly appreciate the recognition of powering the top system. But Intel has continued to outpace AMD’s top-shelf processors. The recently introduced quad-socket 2.7 GHz Xeon E5-4650 provides a larger cache and does so with 10 less watts than the similarly clocked Opteron 6284 SE. Likewise, the 2.4 GHz Xeon E5-4640 draws 20 less watts than its Opteron 6278 competition.

At a given clock speed, the theoretical FP performance between the two architectures should be on par. That’s because even though the 6200 parts sport twice as many cores as their Xeon counterparts, the latest E5 architecture is able to retire twice the number of floating point ops per cycle.

And if you’re looking for maximum speed, Xeon is usually going to be the first choice. For its 8-core CPUs line-up, Intel offers 2.9 GHz and 3.1 GHz dual-socket parts that have no real equivalent on the Opteron side, at least from a floating-point performance perspective.

Of course, application performance is going to vary quite a bit, based on other CPU attributes (not to mention system configuration). For example, the E5 Xeons include on-chip support for the faster PCIe 3.0 interface, something AMD has yet to implement for its Opteron line.

On the other hand, any advantage that Intel has comes at a significantly higher price. For example, the E5-4650 costs $3,616 compared to $1,265 for AMD’s 6284 SE. The difference is multiplied when outfitting a quad-socket system, with the Intel CPUs tallying $14,464 per node, as compared to the Opteron version at $5,060.

AMD is well known for undercutting Intel on price, even to the detriment of its margins on these high-value server parts. “Our value proposition hasn’t changed,” said Detweiller. “We are still the world’s best price-performance x86 server processor. That story doesn’t change with these chips, it only increases.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

China’s Expanding Effort to Win in Microchips

July 27, 2017

The global battle for preeminence, or at least national independence, in semiconductor technology and manufacturing continues to heat up with Europe, China, Japan, and the U.S. all vying for sway. A fascinating article ( Read more…

By John Russell

Hyperion: Storage to Lead HPC Growth in 2016-2021

July 27, 2017

Global HPC external storage revenues will grow 7.8% over the 2016-2021 timeframe according to an updated forecast released by Hyperion Research this week. HPC server sales, by comparison, will grow a modest 5.8% to $14.8 Read more…

By John Russell

Exascale FY18 Budget – The Senate Provides Their Input

July 27, 2017

In the federal budgeting world, “regular order” is a meaningful term that is fondly remembered by members of both the Congress and the Executive Branch. Regular order is the established process whereby an Administrat Read more…

By Alex R. Larzelere

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

India Plots Three-Phase Indigenous Supercomputing Strategy

July 26, 2017

Additional details on India's plans to stand up an indigenous supercomputer came to light earlier this week. As reported in the Indian press, the Rs 4,500-crore (~$675 million) supercomputing project, approved by the Ind Read more…

By Tiffany Trader

Exascale FY18 Budget – The Senate Provides Their Input

July 27, 2017

In the federal budgeting world, “regular order” is a meaningful term that is fondly remembered by members of both the Congress and the Executive Branch. Reg Read more…

By Alex R. Larzelere

India Plots Three-Phase Indigenous Supercomputing Strategy

July 26, 2017

Additional details on India's plans to stand up an indigenous supercomputer came to light earlier this week. As reported in the Indian press, the Rs 4,500-crore Read more…

By Tiffany Trader

Tuning InfiniBand Interconnects Using Congestion Control

July 26, 2017

InfiniBand is among the most common and well-known cluster interconnect technologies. However, the complexities of an InfiniBand (IB) network can frustrate the Read more…

By Adam Dorsey

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Leading Solution Providers

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This