HPC Lists We’d Like to See

By Gary Johnson

June 15, 2012

Since the release of the first TOP500 list in June of 1993, the HPC community has been motivated by the competition to place high on that list. We’re now approaching the twentieth anniversary of the TOP500. In recent years, two additional lists have gained traction: the Green500 and the Graph 500. Would a few more lists be useful? Let’s take a look at a some options.

Two Decades of Lists

In June, at the International Supercomputing Conference in Hamburg, the TOP500 list will celebrate its twentieth anniversary. The first list was published in June of 1993 at the Supercomputing 93 Conference in Mannheim. The top 10 entries on that list are displayed below.

 

The peak performance of the top machine was just under 60 gigaflops. Eight of the top 10 machines were manufactured and sited in the United States, five of those by a now-defunct vendor.

Nostalgia aside, it is interesting to reflect on the impact that the TOP500 list has had, and continues to have, on HPC around the world. While some might argue that the list is too simplistic and fails to capture the true complexity of high performance computers, its beauty also lies in that simplicity. It provides a simple linear ranking of machines by their peak performance at number crunching, as measured by the LINPACK benchmark, in FLOPS (floating point operations per second). It has provided a race that everyone wants to win. Consequently, high placement on the TOP500 list has become a driver on HPC procurements and provides bragging rights and enhanced recruitment power to those at the top.

Green500 & Graph 500 Lists

As was discussed in a previous HPCwire article, the TOP500 List has also spawned at least a couple of additional lists: the Green500, introduced in November of 2007, and Graph 500, introduced in November of 2010. The previously unconstrained race to the top is being complemented by a new form of competition – one constrained by electrical power – and captured in the Green500 list. Here, the measure is energy efficiency and the metric is MFLOPS/watt. Also, data crunching has soared in importance and visibility and is arguably on par with number crunching. Data crunching performance, as measured by an evolving set of kernels from graph algorithms and a metric called TEPS (traversed edges per second), is documented in the Graph 500 list.

These new lists help expand our understanding of machine performance by adding a couple of additional dimensions. At the same time, each list preserves the beauty of the TOP500 list by providing a simple linear ranking. Each gives us a competition to be won. In this same spirit, perhaps we should consider putting a few more HPC dimensions into competitive play. To start the conversation, we’ll propose a few possibilities.

Footprint500

The most capable computers are very large. Housing them is expensive. So, we might want to create a “footprint” measure (actually system volume, but footprint sounds better). The footprint metric could be FLOPS/meter3. Given some agreement on what constitutes the measurable volume of a system, such a Footprint500 list should be relatively straightforward to construct.

For example, let’s make some rough estimates for the RIKEN K Computer, currently at the top of the TOP500 List. The entire K Computer system and all of its supporting equipment are spread across three floors and a basement in its home at the RIKEN Advanced Institute for Computational Science. If we consider only the room in which the computer cabinets are located, it has a floor area of about 3,000 m2. The K Computer’s 864 cabinets sit on an areal footprint of 1,600 m2. As the cabinets are a bit over 2m tall, this yields a volume of about 3,296 m3. The K Computer’s peak performance is 10,510 Teraflops. Thus, it delivers roughly 3.19 teraflops/m3. How does your favorite machine compare?

Faultless500

The reliability of high-end HPC machines is a significant issue. There are several ways to measure system reliability and this is an active topic of research. A common metric is the Mean Time Between Interrupt (MTBI). So, we’ll use this as a placeholder for whatever more precise metric the community of experts may converge on. MTBI can range as low as days or even just hours for our most capable machines. This is not a good situation and it is expected to get worse as systems grow into the exascale range. In order to highlight the issue and provide positive reinforcement to those who make strides in addressing it, we might create a Faultless500 list. To be fair to the larger, more capable, machines the MTBI metric could be replaced with something like a Mean FLOPS Between Interrupt (MFBI) one.

Motion500

Crunching numbers is fast and cheap, while moving data is slow and expensive. This is the mantra one hears these days. So, maybe we need a data motion metric and a Motion500 list. For example, something like bits/second/distance, where distance represents some set of predetermined traverses of a computing system’s memory space. If the traverses look significantly different for number and data crunching applications, then perhaps there should be two lists. Another approach might be that described by Allan Snavely, associate director of the San Diego Supercomputer Center, as data motion capacity: “Take the capacity of each level of the memory hierarchy in bytes and divide by the access time in cycles and sum this up.”

Satisfaction500

From the end user’s perspective, the time to job completion is very important. Obviously, not all application jobs look alike. For example, we’ve already observed that number and data crunching are claimed to be substantially different. Within each of these categories there is further significant differentiation. So while time to completion may be a good metric for end user satisfaction, there is no obvious simple measure, like LINPACK, to apply. Nonetheless, test suites comprised of collections of complete codes representative of those applications consuming the lion’s share of HPC resources can be assembled and used to measure time to completion for the Satisfaction500 list.

About a decade ago, the Department of Energy’s Office of Advanced Scientific Computing Research commissioned a first attempt at something one might see as similar in intent to a Satisfaction500 list. It was called the Applications Performance Matrix (see screenshot below). Its purpose was to provide “a rich source of information on the performance of high-performance computers applied to real science and engineering problems.”

It may have been an idea ahead of its time, as it seems to have disappeared from the web and only to have survived in presentations, like this one given by Bill Buzbee at the 2004 Salishan Conference.

While the Applications Performance Matrix used real applications codes to measure computer performance, a complementary approach has been taken by the HPC Challenge benchmark. This benchmark attempts to get a more holistic view of computer performance by using a suite of seven tests, presumably abstracted from the requirements of real applications.

What we suggest here is “biting the bullet” and running a suite of “full up” applications codes to completion, under pre-specified conditions, on a large collection of computers. With the emergence of a nascent OpenScience movement (see, for example, the Open Chemistry Project) and the imperatives for openness imposed by the centrality of science to public policy formation, perhaps a common set of real applications captured in open codes, to serve as candidates for such a suite, is now within reach.

List of Lists

If each of the above suggestions were implemented, we’d have seven distinct “500” lists available for analysis and decision making. While each list would contain its own collection of machines, presumably there would be reasonable overlap. In our earlier study of the TOP500, Green500 and Graph 500 lists we found this to be the case and, given an incentive to make the measurements, the intersection of the various lists would surely grow.

So, the ultimate list would be a list of all the lists. Given clear identification of machines, so that they could be unambiguously tracked across lists, the ListofLists500 might help us to better understand the character of various high performance computers, while preserving the linear rankings and competitions inherent in the individual lists. Also, if the ListofLists500 were refined enough and diligently maintained, it could serve as the basis for an HPC “configurator.”

Are any of these lists worth a try? Do you have suggestions for other lists? Let us know what you think.

About the author

Gary M. Johnson is the founder of Computational Science Solutions, LLC, whose mission is to develop, advocate, and implement solutions for the global computational science and engineering community.

Dr. Johnson specializes in management of high performance computing, applied mathematics, and computational science research activities; advocacy, development, and management of high performance computing centers; development of national science and technology policy; and creation of education and research programs in computational engineering and science.

He has worked in Academia, Industry and Government. He has held full professorships at Colorado State University and George Mason University, been a researcher at United Technologies Research Center, and worked for the Department of Defense, NASA, and the Department of Energy.

He is a graduate of the U.S. Air Force Academy; holds advanced degrees from Caltech and the von Karman Institute; and has a Ph.D. in applied sciences from the University of Brussels.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understanding on January 10. The MOU represents the continuation of a 1 Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Tennessee), Satoshi Matsuoka (Tokyo Institute of Technology), Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown and Spectre security updates on the performance of popular H Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE and NREL Take Steps to Create a Sustainable, Energy-Efficient Data Center with an H2 Fuel Cell

As enterprises attempt to manage rising volumes of data, unplanned data center outages are becoming more common and more expensive. As the cost of downtime rises, enterprises lose out on productivity and valuable competitive advantage without access to their critical data. Read more…

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension around the potential changes that could affect or disrupt Lustre Read more…

By Carlos Aoki Thomaz

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understandi Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Te Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension aroun Read more…

By Carlos Aoki Thomaz

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

ANL’s Rick Stevens on CANDLE, ARM, Quantum, and More

January 8, 2018

Late last year HPCwire caught up with Rick Stevens, associate laboratory director for computing, environment and life Sciences at Argonne National Laboratory, f Read more…

By John Russell

Inventor Claims to Have Solved Floating Point Error Problem

January 17, 2018

"The decades-old floating point error problem has been solved," proclaims a press release from inventor Alan Jorgensen. The computer scientist has filed for and Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This