Researchers Squeeze GPU Performance from 11 Big Science Apps

By Michael Feldman

July 18, 2012

The GPGPU faithful received another round of encouraging news this week. In a report  published this week, researchers documented that GPU-equipped supercomputers enabled application speedups between 1.4x and 6.1x across a range of well-known science codes. While those results aren’t the order of magnitude performance increases that were being bandied about in the early days of GPU computing, the researchers were encouraged that the technology is producing consistently good results with some of the most popular HPC science applications in the world.

The work was presented in March at the Accelerating Computational Science Symposium, an event devoted to understanding the use of hybrid supercomputers for scientific research. The ensuing report published by the Oak Ridge Leadership Computing Facility, detailed the performance GPU acceleration across the science application spectrum — biology, chemical physics, combustion, nuclear fission and fusion, material science, seismology, molecular dynamics, and climatology.

The 11 simulation codes tested –  S3D, Denovo, LAMMPS, WL-LSMS, CAM-SE, NAMD, Chroma, QMCPACK, SPECFEM-3D, GTC, and CP2K — are used by tens of thousands of researchers worldwide. NAMD alone has over 50 thousand users.

It should be noted that all of the principle participants at the symposium, including Oak Ridge National Laboratory (ORNL), the National Center for Supercomputing Applications (NCSA) and the Swiss National Supercomputing Center (CSCS), not to mention symposium sponsors Cray and NVIDIA, have a stake in proving the viability of GPU-accelerated supercomputing. The three supercomputing centers recently made substantial investments in GPU-based HPC, ORNL with its upcoming 20-plus-petaflop Titan system, NCSA with the 10-petaflop Blue Waters supercomputer, and CSCS with its currently installed 176-node Todi machine.

Titan, Blue Waters and Todi are all Cray supercomputers with varying amounts of AMD Opteron and NVIDIA Tesla horsepower, although none with greater than a 1:1 GPU-to-CPU ratio. That assumes a certain balance in the application between the sequential pieces of the code that would best be run on the CPU and the parallel components that would be candidates for the GPU. But applications can have very different needs in this regard, so that hardware ratio may not always be optimal. Vendors such as HP, Dell, Appro and others offer systems with much higher ratios of GPU to CPUs.

To level the playing field as much as possible, the performance runs for the science apps were made on CSCS’s Monte Rosa, a Cray XE6 machine equipped with two AMD “Interlagos” (Opteron 6200) CPUs per node, and TitanDev, a XK6 Titan-based testbed that consists of hybrid nodes, each of which contain one NVIDIA Fermi GPU and one Interlagos CPU . So in essence, the applications were tested on the same two systems, one of which replaced the second CPU with a GPU in each node. Here are the results:

Application

Performance

XK6 vs XE6

Software Framework

S3D

Turbulent combustion

1.4 OpenACC

NAMD

Molecular dynamics

1.4 CUDA

CP2K

Chemical physics

1.5  CUDA

CAM-SE

Community atmosphere model

1.5 PGI CUDA Fortran

WL-LSMS

Statistical mechanics of magnetic materials

1.6  CUDA

GTC/GTC-GPU

Plasma physics for fusion energy

 1.6  CUDA

 SPECFEM-3D

Seismology

 2.5  CUDA

 QMCPACK

Electronic structure of materials

 3.0  CUDA

 LAMMPS

Molecular dynamics

 3.2  CUDA

 Denovo

3D neutron transport for nuclear reactors

 3.3  CUDA

 Chroma

Lattice quantum chromodynamics

 6.1  CUDA

According to this, the Fermi GPU-equipped XK6 was able to extract between 140 and 610 percent of the application performance compared to the CPU-only XE6. As CSCS director Thomas Schulthess observed at the symposium, that takes into account the fact the Interlagos Opteron is a new x86 processor, while Fermi is a two-year-old design. The implication is that the upcoming Kepler K20 GPU, which is supposed to be available later this year (and which will be deployed in Titan and Blue Waters), should widen the CPU-GPU performance gap even more.

“It’s going to be interesting to see in the next few years if there’s going to be a small avalanche, or is a big avalanche coming that’s really going to revolutionize computational science.” said Schulthess.

Even though the researchers provided an apples-to-apples comparison from a hardware perspective, the application software implementation for the two architectures is, by definition, rather different. Although the report did not delve too deeply into the software frameworks, most of these GPU codes incorporated CUDA or CUDA-based libraries. Only two of the applications, CAM-SE and S3D, used a higher level programming approach: PGI’s CUDA Fortran compiler for CAM-SE and OpenACC directives (compiler unknown) for the S3D implementation. Neither of these did particularly well, relative to the performance increases for the other applications, but there are not enough examples here to make any generalizations.

The other thing to keep in mind is that is no guarantee that the code implementations for either the CPU-only or hybrid versions are optimal at extracting the maximum performance from the silicon. A Fermi-class Tesla M2090 module delivers 665 gigaflops of peak performance, which is about 5 or 6 times that of a high-end Opteron 6200. The only code that appeared to fully exploit the performance advantage of the GPU was Chroma, the code for high energy and nuclear physics. Since applications vary significantly in their potential to utilize a highly threaded architecture like a GPU, this should come as no surprise.

Another aspect that needs to be taken into account is power usage. Although the performance comparison between the two processors is a useful one, if codes can scale equally well on a CPU as a GPU, performance per watt becomes a more valid criteria. Since these GPU accelerators consume about twice the power of a high-end x86 under full load, that means each hybrid node uses 50 percent more power than the corresponding CPU-only one when those systems are running at peak.

That suggests that the GPU-accelerated version of these codes should probably run at least 1.5 times as fast in this configuration to keep performance per watt in line. (Note that half of these codes are clustered around that break-even point.) To be fair, that’s not precisely true, since when the graphics engine is not being fully utilized it won’t be drawing anything near its maximum wattage; in general the GPU is much more efficient at throughput computing than its CPU brethren. But the fact remains that the power-performance behavior of the codes needs to be factored in when you’re considering the advantages of GPU acceleration.

Another missing piece of this comparison is how well these same applications would run on NVIDIA’s HPC competition, namely Intel’s Xeon Phi (aka MIC) coprocessor and its very different software ecosystem. Of course, there is no Xeon Phi yet, so that comparison can’t yet be made. But by this time next year, teraflop-capable MIC and Kepler chips should be in crunching away at applications on production machines. At that point, the case for accelerated science codes could be even more compelling.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a community infrastructure in support of machine learning research Read more…

By John Russell

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This