AMD Unveils Teraflop GPU with ECC Support

By Michael Feldman

August 8, 2012

Advanced Micro Devices (AMD) has launched six new FirePro processors for workstation users who want high-end graphics and computation in a single box. One of them promises a teraflop of double precision performance as well as support for error correcting code (ECC) memory. The new offerings also includes two APUs (Accelerated Processing Units) that glue four CPU cores and hundreds of FirePro GPU stream processors onto the same chip.

The straight-up GPU-based cards are the FirePro W9000, W8000, W7000 and W5000. All are meant to provide hefty graphics support as well as respectable number-crunching performance. They are based on AMD’s new Graphics Core Next Architecture, which according to the company is their “first design specifically engineered for general computing.” Application development is supported via C++ AMP (Accelerated Massive Parallelism) and OpenCL, two open standard languages that are meant to offer an alternative to NVIDIA’s CUDA programming framework.

The top-of-the-line W9000 and W8000 are the ones built to chew on heavy-duty numeric codes such as CAD, CAE, medical imaging, and digital content creation, while also providing enough graphics muscle to drive up to six 30-inch displays. Both are double-slot cards that support the newer, faster PCIe Gen3 interface.

Performance-wise, the W9000 and W8000 are rather impressive beasts. The W9000 is the one that will deliver a double precision (DP) teraflop of peak performance. If only 32 bits of precision are required, this same chip will provide a whopping four teraflops in single precision (SP). That outruns NVIDIA’s fastest Tesla GPU (665 DP gigaflops and 1330 SP gigaflops) by a fair margin, although their newer Kepler K10 card edges out the W9000 in the single precision department with 4.58 teraflops, and the upcoming Kepler K20 is likely to be well above a DP teraflop when it’s launched in a few months. The K20 will be NVIDIA’s flagship supercomputing chip, but like these FirePros, will also be tapped for workstation duty.

The most interesting new feature in the FirePro lineup is the addition of ECC support, which is incorporated in the W9000 and W8000 products. ECC is used to insure that errant memory bits flips don’t mess up numeric calculations and is specifically aimed at high performance computing (HPC) codes. NVIDIA introduced this feature into its GPGPU Tesla lineup back in 2009.

The introduction of ECC suggests AMD is taking GPU computing a lot more seriously that it did when it was hawking its non-ECC FireStream GPU cards a few years ago. It also suggest that we may soon see some server-class FirePro offering with this capability in the near future. In fact, ECC actually has limited use in workstations. It’s real value becomes apparent when applications are deployed at scale, across multiple nodes of a cluster, where there is a much more likelihood that flipped memory bits will result in software failures.

ECC aside, the latest FirePro cards have a decent amount of memory and bandwidth for both graphics or computation (and a lot more than the older FireStream offerings). The top-end W9000 sports 6 GB of on-board GDDR5 memory and 264 GB/sec of bandwidth. Those specs are pretty much on par with the latest NVIDIA Tesla modules, but again, the upcoming Kepler parts will probably leapfrog the W9000 in this area. The W9000 card draws 274 watts at peak load and its suggested retail price is $3,999.

For $2,400 less, the W8000 comes with nearly as much number-crunching capability (3.23 SP teraflops and 806 DP gigaflops), but just two-thirds the memory (4 GB) and bandwidth (176 GB/sec). The less muscular W7000 and W5000 represent the mid-range FirePro lineup. Both provide more than one SP teraflop and a token number of DP flops, but they lack ECC support. MSRP is $899 and $599, respectively.

AMD’s new APUs, the FirePro A300 and A320, are a different breed altogether. They represent the chipmaker’s first heterogeneous processors aimed at science and engineering, albeit only for the workstation market. Unlike the company’s previous APUs for desktops and laptops, these latest ones include a lot more GPU heft. That gives users something akin to a mid-range discrete GPU on the same chip as a quad-core CPU. The advantage here is that it’s much easier to share data between the two compute engines on the chip; there’s no need to be sending bytes back and forth across a relatively slow PCIe bus.

These new APUs aren’t computational powerhouses however. At 28nm, there’s just not enough room to lay down a lot of GPU silicon on the same die as a CPU with reasonable-sized memory caches. As a result, AMD is aiming these cards at 2D modeling and entry-level 3D modeling, rather than more demanding applications like CAE and medical imaging.

The 100 watt A300 delivers 736 SP gigaflops and 184 DP gigaflops, with the 65 watt A320 just a tad slower at 693 SP gigaflops and 173 DP gigaflops. From the standpoint of double precision performance, that’s not much better than a top bin Sandy Bridge CPU, but with the APU, of course, you get the added functionality of graphics support, not to mention a lot more SP flops. If you need more compute than the A300 or A320 can provide, AMD offers what they call Discrete Compute Offload, which enables the devices to work with a separate FirePro GPU running in parallel.

For HPC users, perhaps the most interesting news here is that AMD is gearing up its GPU computing portfolio, both for its discrete and heterogeneous lines. What we’re likely seeing are the precursors to server-capable GPUs and APUs that will be aimed at HPC and related types pf applications. In all likelihood, the server GPUs will come first, perhaps as early as this year.

But with NVIDIA’s dominance of the HPC accelerator market and Intel’s imminent entry into that space with its upcoming Knights Corner coprocessor, AMD will have an uphill battle against a couple of formidable competitors. The company’s natural advantage in CPU-GPU integration may eventually give them a leg up when transistor geometries allow teraflop graphics engines to inhabit the same die with multicore CPUs. But until then, AMD will have to play catch up.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This