AMD Unveils Teraflop GPU with ECC Support

By Michael Feldman

August 8, 2012

Advanced Micro Devices (AMD) has launched six new FirePro processors for workstation users who want high-end graphics and computation in a single box. One of them promises a teraflop of double precision performance as well as support for error correcting code (ECC) memory. The new offerings also includes two APUs (Accelerated Processing Units) that glue four CPU cores and hundreds of FirePro GPU stream processors onto the same chip.

The straight-up GPU-based cards are the FirePro W9000, W8000, W7000 and W5000. All are meant to provide hefty graphics support as well as respectable number-crunching performance. They are based on AMD’s new Graphics Core Next Architecture, which according to the company is their “first design specifically engineered for general computing.” Application development is supported via C++ AMP (Accelerated Massive Parallelism) and OpenCL, two open standard languages that are meant to offer an alternative to NVIDIA’s CUDA programming framework.

The top-of-the-line W9000 and W8000 are the ones built to chew on heavy-duty numeric codes such as CAD, CAE, medical imaging, and digital content creation, while also providing enough graphics muscle to drive up to six 30-inch displays. Both are double-slot cards that support the newer, faster PCIe Gen3 interface.

Performance-wise, the W9000 and W8000 are rather impressive beasts. The W9000 is the one that will deliver a double precision (DP) teraflop of peak performance. If only 32 bits of precision are required, this same chip will provide a whopping four teraflops in single precision (SP). That outruns NVIDIA’s fastest Tesla GPU (665 DP gigaflops and 1330 SP gigaflops) by a fair margin, although their newer Kepler K10 card edges out the W9000 in the single precision department with 4.58 teraflops, and the upcoming Kepler K20 is likely to be well above a DP teraflop when it’s launched in a few months. The K20 will be NVIDIA’s flagship supercomputing chip, but like these FirePros, will also be tapped for workstation duty.

The most interesting new feature in the FirePro lineup is the addition of ECC support, which is incorporated in the W9000 and W8000 products. ECC is used to insure that errant memory bits flips don’t mess up numeric calculations and is specifically aimed at high performance computing (HPC) codes. NVIDIA introduced this feature into its GPGPU Tesla lineup back in 2009.

The introduction of ECC suggests AMD is taking GPU computing a lot more seriously that it did when it was hawking its non-ECC FireStream GPU cards a few years ago. It also suggest that we may soon see some server-class FirePro offering with this capability in the near future. In fact, ECC actually has limited use in workstations. It’s real value becomes apparent when applications are deployed at scale, across multiple nodes of a cluster, where there is a much more likelihood that flipped memory bits will result in software failures.

ECC aside, the latest FirePro cards have a decent amount of memory and bandwidth for both graphics or computation (and a lot more than the older FireStream offerings). The top-end W9000 sports 6 GB of on-board GDDR5 memory and 264 GB/sec of bandwidth. Those specs are pretty much on par with the latest NVIDIA Tesla modules, but again, the upcoming Kepler parts will probably leapfrog the W9000 in this area. The W9000 card draws 274 watts at peak load and its suggested retail price is $3,999.

For $2,400 less, the W8000 comes with nearly as much number-crunching capability (3.23 SP teraflops and 806 DP gigaflops), but just two-thirds the memory (4 GB) and bandwidth (176 GB/sec). The less muscular W7000 and W5000 represent the mid-range FirePro lineup. Both provide more than one SP teraflop and a token number of DP flops, but they lack ECC support. MSRP is $899 and $599, respectively.

AMD’s new APUs, the FirePro A300 and A320, are a different breed altogether. They represent the chipmaker’s first heterogeneous processors aimed at science and engineering, albeit only for the workstation market. Unlike the company’s previous APUs for desktops and laptops, these latest ones include a lot more GPU heft. That gives users something akin to a mid-range discrete GPU on the same chip as a quad-core CPU. The advantage here is that it’s much easier to share data between the two compute engines on the chip; there’s no need to be sending bytes back and forth across a relatively slow PCIe bus.

These new APUs aren’t computational powerhouses however. At 28nm, there’s just not enough room to lay down a lot of GPU silicon on the same die as a CPU with reasonable-sized memory caches. As a result, AMD is aiming these cards at 2D modeling and entry-level 3D modeling, rather than more demanding applications like CAE and medical imaging.

The 100 watt A300 delivers 736 SP gigaflops and 184 DP gigaflops, with the 65 watt A320 just a tad slower at 693 SP gigaflops and 173 DP gigaflops. From the standpoint of double precision performance, that’s not much better than a top bin Sandy Bridge CPU, but with the APU, of course, you get the added functionality of graphics support, not to mention a lot more SP flops. If you need more compute than the A300 or A320 can provide, AMD offers what they call Discrete Compute Offload, which enables the devices to work with a separate FirePro GPU running in parallel.

For HPC users, perhaps the most interesting news here is that AMD is gearing up its GPU computing portfolio, both for its discrete and heterogeneous lines. What we’re likely seeing are the precursors to server-capable GPUs and APUs that will be aimed at HPC and related types pf applications. In all likelihood, the server GPUs will come first, perhaps as early as this year.

But with NVIDIA’s dominance of the HPC accelerator market and Intel’s imminent entry into that space with its upcoming Knights Corner coprocessor, AMD will have an uphill battle against a couple of formidable competitors. The company’s natural advantage in CPU-GPU integration may eventually give them a leg up when transistor geometries allow teraflop graphics engines to inhabit the same die with multicore CPUs. But until then, AMD will have to play catch up.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

AWS Embraces FPGAs, ‘Elastic’ GPUs

December 2, 2016

A new instance type rolled out this week by Amazon Web Services is based on customizable field programmable gate arrays that promise to strike a balance between performance and cost as emerging workloads create requirements often unmet by general-purpose processors. Read more…

By George Leopold

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Weekly Twitter Roundup (Dec. 1, 2016)

December 1, 2016

Here at HPCwire, we aim to keep the HPC community apprised of the most relevant and interesting news items that get tweeted throughout the week. Read more…

By Thomas Ayres

HPC Career Notes (Dec. 2016)

December 1, 2016

In this monthly feature, we’ll keep you up-to-date on the latest career developments for individuals in the high performance computing community. Read more…

By Thomas Ayres

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

IBM and NSF Computing Pioneer Erich Bloch Dies at 91

November 30, 2016

Erich Bloch, a computational pioneer whose competitive zeal and commercial bent helped transform the National Science Foundation while he was its director, died last Friday at age 91. Bloch was a productive force to be reckoned. During his long stint at IBM prior to joining NSF Bloch spearheaded development of the “Stretch” supercomputer and IBM’s phenomenally successful System/360. Read more…

By John Russell

Pioneering Programmers Awarded Presidential Medal of Freedom

November 30, 2016

In an awards ceremony on November 22, President Barack Obama recognized 21 recipients with the Presidential Medal of Freedom, the Nation’s highest civilian honor. Read more…

By Tiffany Trader

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

Nvidia Sees Bright Future for AI Supercomputing

November 23, 2016

Graphics chipmaker Nvidia made a strong showing at SC16 in Salt Lake City last week. Read more…

By Tiffany Trader

HPE-SGI to Tackle Exascale and Enterprise Targets

November 22, 2016

At first blush, and maybe second blush too, Hewlett Packard Enterprise’s (HPE) purchase of SGI seems like an unambiguous win-win. SGI’s advanced shared memory technology, its popular UV product line (Hanna), deep vertical market expertise, and services-led go-to-market capability all give HPE a leg up in its drive to remake itself. Bear in mind HPE came into existence just a year ago with the split of Hewlett-Packard. The computer landscape, including HPC, is shifting with still unclear consequences. One wonders who’s next on the deal block following Dell’s recent merger with EMC. Read more…

By John Russell

Intel Details AI Hardware Strategy for Post-GPU Age

November 21, 2016

Last week at SC16, Intel revealed its product roadmap for embedding its processors with key capabilities and attributes needed to take artificial intelligence (AI) to the next level. Read more…

By Alex Woodie

SC Says Farewell to Salt Lake City, See You in Denver

November 18, 2016

After an intense four-day flurry of activity (and a cold snap that brought some actual snow flurries), the SC16 show floor closed yesterday (Thursday) and the always-extensive technical program wound down today. Read more…

By Tiffany Trader

D-Wave SC16 Update: What’s Bo Ewald Saying These Days

November 18, 2016

Tucked in a back section of the SC16 exhibit hall, quantum computing pioneer D-Wave has been talking up its new 2000-qubit processor announced in September. Forget for a moment the criticism sometimes aimed at D-Wave. This small Canadian company has sold several machines including, for example, ones to Lockheed and NASA, and has worked with Google on mapping machine learning problems to quantum computing. In July Los Alamos National Laboratory took possession of a 1000-quibit D-Wave 2X system that LANL ordered a year ago around the time of SC15. Read more…

By John Russell

Why 2016 Is the Most Important Year in HPC in Over Two Decades

August 23, 2016

In 1994, two NASA employees connected 16 commodity workstations together using a standard Ethernet LAN and installed open-source message passing software that allowed their number-crunching scientific application to run on the whole “cluster” of machines as if it were a single entity. Read more…

By Vincent Natoli, Stone Ridge Technology

IBM Advances Against x86 with Power9

August 30, 2016

After offering OpenPower Summit attendees a limited preview in April, IBM is unveiling further details of its next-gen CPU, Power9, which the tech mainstay is counting on to regain market share ceded to rival Intel. Read more…

By Tiffany Trader

AWS Beats Azure to K80 General Availability

September 30, 2016

Amazon Web Services has seeded its cloud with Nvidia Tesla K80 GPUs to meet the growing demand for accelerated computing across an increasingly-diverse range of workloads. The P2 instance family is a welcome addition for compute- and data-focused users who were growing frustrated with the performance limitations of Amazon's G2 instances, which are backed by three-year-old Nvidia GRID K520 graphics cards. Read more…

By Tiffany Trader

Think Fast – Is Neuromorphic Computing Set to Leap Forward?

August 15, 2016

Steadily advancing neuromorphic computing technology has created high expectations for this fundamentally different approach to computing. Read more…

By John Russell

The Exascale Computing Project Awards $39.8M to 22 Projects

September 7, 2016

The Department of Energy’s Exascale Computing Project (ECP) hit an important milestone today with the announcement of its first round of funding, moving the nation closer to its goal of reaching capable exascale computing by 2023. Read more…

By Tiffany Trader

HPE Gobbles SGI for Larger Slice of $11B HPC Pie

August 11, 2016

Hewlett Packard Enterprise (HPE) announced today that it will acquire rival HPC server maker SGI for $7.75 per share, or about $275 million, inclusive of cash and debt. The deal ends the seven-year reprieve that kept the SGI banner flying after Rackable Systems purchased the bankrupt Silicon Graphics Inc. for $25 million in 2009 and assumed the SGI brand. Bringing SGI into its fold bolsters HPE's high-performance computing and data analytics capabilities and expands its position... Read more…

By Tiffany Trader

ARM Unveils Scalable Vector Extension for HPC at Hot Chips

August 22, 2016

ARM and Fujitsu today announced a scalable vector extension (SVE) to the ARMv8-A architecture intended to enhance ARM capabilities in HPC workloads. Fujitsu is the lead silicon partner in the effort (so far) and will use ARM with SVE technology in its post K computer, Japan’s next flagship supercomputer planned for the 2020 timeframe. This is an important incremental step for ARM, which seeks to push more aggressively into mainstream and HPC server markets. Read more…

By John Russell

IBM Debuts Power8 Chip with NVLink and Three New Systems

September 8, 2016

Not long after revealing more details about its next-gen Power9 chip due in 2017, IBM today rolled out three new Power8-based Linux servers and a new version of its Power8 chip featuring Nvidia’s NVLink interconnect. Read more…

By John Russell

Leading Solution Providers

Vectors: How the Old Became New Again in Supercomputing

September 26, 2016

Vector instructions, once a powerful performance innovation of supercomputing in the 1970s and 1980s became an obsolete technology in the 1990s. But like the mythical phoenix bird, vector instructions have arisen from the ashes. Here is the history of a technology that went from new to old then back to new. Read more…

By Lynd Stringer

US, China Vie for Supercomputing Supremacy

November 14, 2016

The 48th edition of the TOP500 list is fresh off the presses and while there is no new number one system, as previously teased by China, there are a number of notable entrants from the US and around the world and significant trends to report on. Read more…

By Tiffany Trader

Intel Launches Silicon Photonics Chip, Previews Next-Gen Phi for AI

August 18, 2016

At the Intel Developer Forum, held in San Francisco this week, Intel Senior Vice President and General Manager Diane Bryant announced the launch of Intel's Silicon Photonics product line and teased a brand-new Phi product, codenamed "Knights Mill," aimed at machine learning workloads. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

Beyond von Neumann, Neuromorphic Computing Steadily Advances

March 21, 2016

Neuromorphic computing – brain inspired computing – has long been a tantalizing goal. The human brain does with around 20 watts what supercomputers do with megawatts. And power consumption isn’t the only difference. Fundamentally, brains ‘think differently’ than the von Neumann architecture-based computers. While neuromorphic computing progress has been intriguing, it has still not proven very practical. Read more…

By John Russell

Dell EMC Engineers Strategy to Democratize HPC

September 29, 2016

The freshly minted Dell EMC division of Dell Technologies is on a mission to take HPC mainstream with a strategy that hinges on engineered solutions, beginning with a focus on three industry verticals: manufacturing, research and life sciences. "Unlike traditional HPC where everybody bought parts, assembled parts and ran the workloads and did iterative engineering, we want folks to focus on time to innovation and let us worry about the infrastructure," said Jim Ganthier, senior vice president, validated solutions organization at Dell EMC Converged Platforms Solution Division. Read more…

By Tiffany Trader

Container App ‘Singularity’ Eases Scientific Computing

October 20, 2016

HPC container platform Singularity is just six months out from its 1.0 release but already is making inroads across the HPC research landscape. It's in use at Lawrence Berkeley National Laboratory (LBNL), where Singularity founder Gregory Kurtzer has worked in the High Performance Computing Services (HPCS) group for 16 years. Read more…

By Tiffany Trader

Micron, Intel Prepare to Launch 3D XPoint Memory

August 16, 2016

Micron Technology used last week’s Flash Memory Summit to roll out its new line of 3D XPoint memory technology jointly developed with Intel while demonstrating the technology in solid-state drives. Micron claimed its Quantx line delivers PCI Express (PCIe) SSD performance with read latencies at less than 10 microseconds and writes at less than 20 microseconds. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Share This