A Petabyte of Flash in a Rack

By Michael Feldman

August 20, 2012

Solid state storage specialist Nimbus Data Systems has unveiled its third-generation flash memory array, setting new benchmarks on resiliency, performance, and capacity. The new product, known as Gemini, offers up to 48 TB of capacity and over 1 million IOPS per 2U box. And despite moving to the less expensive and less reliable consumer-grade MLC flash, Nimbus has managed to double the endurance of its storage arrays.

Nimbus main market strategy has been to offer all-flash storage systems that compete on a cost-capacity with 15K spinning disk systems, but at much higher performance, density, and energy efficiency. The Gemini offering promise to do even better on all three counts thanks to this technology upgrade. It will also shave off a couple of dollars per gigabyte in up-front cost — $8/GB for Gemini versus $10/GB for Nimbus’ second-generation S-class arrays, which were based on the more expensive enterprise MLC flash (eMLC). At that price, it’s harder than ever not to seriously start looking at flash for primary storage.

Not that Nimbus buyers needed much encouragement. According to company CEO and founder Thomas Isakovich, Nimbus has already collected 230 customers, including big accounts at eBay, the US Department of Defense, and major wins at the world’s largest news provider and largest content provider. On the heels of 10 consecutive quarters of profit growth, year-over-year revenue grew 500 percent. If Gemini lives up to its specs, Nimbus has a good chance to continue that breakneck pace.

Just on a capacity basis, the new 2U box more than quadruples the maximum storage, from 10 TB in the previous S-class product to 48 TB for Gemini. That works out to about a petabyte per rack, which is 8 times denser than what a typical 15K disk storage system can achieve.

Impressive as that is, it’s still not as dense as the enterprise MLC flash systems unveiled last week by Skyera, another Silicon Valley startup looking to cash in on enterprise flash storage. Skyera’s new Skyhawk box puts 44 TB in a 1U box, nearly twice the density of Gemini. And like Gemini, each Skyhawk box promises up to a million IOPS.

Unlike Skyera however, which currently offers an Ethernet-based SAN solution, Nimbus supports both SAN and NAS protocols, as well as all the standard network flavors — Ethernet, Fibre Channel and InfiniBand (now including FDR). The Gemini software also allows users to switch network protocols on the fly, offering the ultimate in flexibility. In addition, Nimbus will warranty their new MLC-based gear for a full 10 years, twice as long as Skyera’s 5-year guarantee.

But according to Isakovich, the most notable new capability Gemini adds is nonstop availability. Each 2U box now comes with two flash storage controllers for complete redundancy (Gemini twins, get it?). The controller itself, also known as Gemini, is Nimbus’ first completely custom board. It’s designed to eliminate any single point of failure as well as enable maintenance like software update, capacity expansion, and component hot swaps (storage processors, drives, power/fans) to take place without powering down the system.

Gemini also incorporates what the company calls “Flash Lifecycle Management,” which provides the essential functions of error correction and wear leveling in order to cope with the more severe endurance problems that consumer-grade MLC brings with it. Specifically, they’ve taken wear leveling to the extreme. Not only does the controller spread write operations across all the flash drives in the box, but also across the flash chips themselves. According to Isakovich, that makes it possible to write as much as 1.2 petabytes per week for up to 10 years.

Underneath the covers of Flash Lifecycle Management is something called “Distributed Cache Architecture,” a patent-pending technology in which the cache is located on the flash drive itself rather than upstream at the controller. In the Nimbus design, the cache is located on a DRAM chip that Nimbus has glued to the drive and is controlled by an on-board ASIC (which is also doing ECC and wear leveling). This setup has a number of advantages including eliminating the need for mirroring in a multi-controller configuration and allowing cache to scale automatically as flash capacity grows.

“At the end of the day, the customer only vaguely cares about any of this,” says Isakovich. “All they want to know is: ‘If the flash burns out, are you going to stand by it?’ And our answer is: absolutely.”

Even though Nimbus’ mainstream customers are running enterprise workloads — server virtualization, databases, virtual desktop infrastructure, and big data-type apps — high performance computing is another market the company has found some traction. According to Isakovich, the company has some wins at supercomputer centers, although none of these customers have gone public yet. Some of these HPC buyers deployed with the older S-class systems, but others apparently held out for Gemini.

Certainly a petabyte storage rack delivering 20 million IOPS, hooked directly to a supercomputer’s InfiniBand network, would be a tempting setup for a range of data-intensive applications. That kind of solid state capacity is not going to come cheap though. Even at $8 per gigabyte, a full petabyte would run a cool $8 million. Nimbus, of course, would love to sell such a system.

The new Gemini gear will be available in the fourth quarter of 2012.

 


 

Related Articles

Startup Aims to Upend Enterprise Storage with MLC Flash-Based Systems

Nimbus Brings Half Petabyte Flash Storage to Market

Texas Memory Systems Enters Primary Storage Game with eMLC Flash Offering

Nimbus Revs Up Flash Storage Offering

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This