HP, Intel Score Petaflop Supercomputer at DOE Lab

By Michael Feldman

September 5, 2012

The US Department of Energy’s National Renewable Energy Laboratory (NREL) has ordered a $10 million HP supercomputer equipped with the latest Intel Xeon CPUs and Xeon Phi coprocessors. When completed in 2013, the system will deliver one petaflop of performance and will take up residence in one of the most energy-efficient datacenters in the world.

The supercomputer will be built in phases with the initial rack of servers scheduled for deployment this November. The first phase will use HP’s ProLiant SL230s and SL250s servers. These will be equipped with the current “Sandy Bridge” Xeons, specifically the new E5-2670 CPUs (8-core 2.6 GHz, 115W). At least some of the SL250s boxes will also host the upcoming “Knights Corner” coprocessor, the first commercial chip in Intel’s new manycore Xeon Phi line. These are due out before the end of the 2012.

The second phase of the HP system will incorporate next year’s “Ivy Bridge” Xeons, built on Intel’s latest 22nm technology. When completed in the summer of 2013, the HP cluster will house about 600 Xeon Phi coprocessors and 3,200 Xeons. Although that’s not a particularly high ratio of accelerators to CPUs, it’s likely that the vector-heavy Xeon Phi silicon will deliver more than half of the total flops for the machine.

While petascale computers are still relatively rare, the more important theme here is energy efficiency. Both the computer and the NREL datacenter (known as the Energy Systems Integration Facility) were designed to minimize power usage. At a cost of $135 million, the new facility, which includes labs and office space, is built to take advantage of the latest warm-water-cooled servers. A big advantage of this technology is that it requires only evaporative coolers for the plumbing. No chillers or mechanical cooling apparatus are needed, reducing power requirements significantly.

According to Steve Hammond, NREL’s Computational Science director, that will make it the most energy-efficient HPC facility in the world when it’s commissioned at the end of September. “We’ve taken a chips-to-bricks approach to datacenters,” Hammond told HPCwire. “We’re managing both the bytes and the BTUs.”

Since a megawatt of electricity costs around a million dollars a year in the US — and even more in Japan and most of Europe — significant savings can be achieved if these facilities can pare down their power consumption. The NREL facility was designed with that goal in mind and is targeting a PUE (power usage effectiveness) of 1.06. So for every unit of power delivered to the computing equipment, only another 0.06 more units will be needed for cooling, power supply losses, and other overhead.

For a large datacenter, that’s nearly unprecedented. According to an EPA study in 2009, the average datacenter was running at a PUE of 1.91. In these facilities, ever watt of power consumed for computing required nearly an additional watt for cooling or was otherwise wasted on transmission losses. As a result, more and more centers are turning to warm-water cooling.

Warm is the keyword here. Intake water for the computing equipment is around room temperature — 75F or thereabouts. Water exiting the servers is approximately 95F and, at NREL, will be recycled to heat the facility. Hammond says that in the future they plan to export the server-warmed water to other buildings on the rest of the campus.

NREL will not only save a nice chunk of change as a result of the energy savings, but the project will also be a showcase for PUE-minimizing design. The power-saving theme also dovetails nicely with the DOE lab’s mission, namely to support research in renewable energy and new energy sources. The HP super will be used to run computer simulations for developing clean energy, advanced solar photovoltaics, wind energy systems, electric vehicles, and renewable fuels.

With regard to the power profile of the petaflop system, HP plans to deliver a full peak petaflop with just a single megawatt. Although that’s not in the same league as an IBM Blue Gene/Q (which delivers well over 2 peak petaflops per MW), its on par with the most efficient GPU-accelerated supercomputers deployed today.

That’s due in no small part to the Xeon Phi coprocessor, which will contribute significantly to the system’s overall energy efficiency. Although Intel has not made public the wattage and performance on the initial Knights Corner chips, they are expected to be competitive with the latest GPUs, in other words, well over a teraflop of double precision number-crunching in under 300 watts.

To uphold the PUE rating of the NREL facility, the HP servers will be primarily warm-water cooled. Not only will that save energy, but it’s also the most practical approach for a petaflop supercomputer that, in this case, is being squeezed into just 1,000 square feet of floor space. The datacenter itself is 10 times that size, but this will give NREL plenty of room for disk and tape storage, not to mention additional HPC systems down the road.

In fact, Hammond says they plan to use the new datacenter for the next two decades, which should take them well into the exascale era. Since the facility can only tap 10MW, NREL will have to wait until those exa-systems fit into that power envelope. The first exaflop supercomputers are expected to draw at least 20MW when they first appear toward the end of this decade.

For now though, the DOE adds yet another petascale supercomputer to its growing roster of elite machines. At $10 million per petaflop, even smaller labs, like NREL, can now tap into computing power that was unheard of just five years ago. In 2008, the first petaflop supercomputer, Roadrunner, cost more than 10 times as much as this HP machine and took up six times as much datacenter real estate. In a few more years, these petaflop systems should be cheap enough and compact enought to be acquired by commercial users. And if these energy-saving technologies continue to be refined, such systems should be relatively inexpensive to run as well.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series and timeliness in general, according to Paul Morin, directo Read more…

By Ken Chiacchia and Tiffany Jolley

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Perverse Incentives? How Economics (Mis-)shaped Academic Science

July 12, 2017

The unintended consequences of how we fund academic research—in the U.S. and elsewhere—are strangling innovation, putting universities into debt and creatin Read more…

By Ken Chiacchia, Senior Science Writer, Pittsburgh Supercomputing Center

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This