Intel Adds Programming Support for Latest Silicon

By Michael Feldman

September 6, 2012

We’re only a little more than halfway through 2012, but Intel has already announced the 2013 versions Parallel Studio XE and Cluster Studio XE, two software suites that support x86-based parallel programming for high performance computing and beyond. Intel refreshes their software development offerings each year at about this time to sync up its tool support with the latest and greatest silicon and to add new features for developers. And since the chipmaker has been busy churning out new microarchitectures, there’s lots of new software gadgetry.

The refresh will be especially interesting for HPC developers, since Intel is including full support for its upcoming Xeon Phi coprocessor, the chipmaker’s manycore product line that is set to debut before the end of the year. Although Intel had beta versions of some of these Phi-capable tools and libraries prior to this, the 2013 toolset will provide complete support for HPC programmers developing codes for Knights Corner, the company’s first commercial manycore offering.

By design, Xeon CPUs and Xeon Phi share the same basic x86 ISA. However, the SIMD instructions and vector width are not shared, so it’s up to the compiler and libraries to abstract away that difference by automatically generating the appropriate code for the intended target — which it does. But as we’ve reported before, tuning applications for optimal performance on Xeon Phi is more than likely going to involve code changes. Nevertheless, the ability to do a simple recompile and link on existing code to get a working Xeon Phi executable will remove a lot of pain and suffering while porting HPC applications.

The new Parallel Studio will also include compiler and tool support for “Ivy Bridge,” the 22nm shrink of the Sandy Bridge microarchitecture. Again, Intel had support for these processors prior to this release, but they’ve been able to tune performance thanks to early customer feedback and in-house experience with the chips. Ivy Bridge parts for desktop and mobile platforms are already in the field; server versions are set to arrive next year.

Support for “Haswell,” Intel’s next microarchitecture following Ivy Bridge, has also been added. Haswell will include interesting goodies like transactional memory support, a feature that is designed to make parallel programming much easier since it automates the protection of shared data across threads. IBM’s Blue Gene/Q chip implements this feature today and it’s no big surprise that Intel has followed suit. The first Haswell CPUs should start shipping in 2013, although the server chips are not likely to arrive until the following year.

Beyond just supporting new silicon, Intel has also added a bunch of enhancements designed to make programming and debugging parallel apps easier. Some of major new features include:

Java profiling: Although Java is not used much in HPC codes, some financial applications do wrap Java around their performance-sensitive algorithms. This new profiling capability could help those users determine if those code bits are causing bottlenecks.

CPU power analysis: This is used to determine the sleep state of the processor to make sure unused resources are in their proper low-power mode. Obviously, if unused cores are spinning rather than sleeping, that just heats up the datacenter and make the utility companies richer.

Pointer checking: An option for the C/C++ compiler that determines when a pointer with a specified address range (one attached to a malloc, array or other data structure) starts accessing data outside its specified limits. This can be quite a useful feature since rogue pointers can silently corrupt your data, which as far as programmers are concerned, is the devil’s work.

Heap growth analysis: Intel added a variety of new ways to run down memory leaks. Tracking them manually with a debugger or printf statement can be one of the most frustrating and tedious endeavors. Even if this feature only works some of the time, it’s still worth it.

Conditional numerical reproducibility: This ensures that floating point calculations produce consistent results every time they are executed (assuming the same machine). Since the order of operations can change across different runs, rounding errors can generate somewhat different results, which while still valid, can be problematic for things like test suites and acceptance testing. The only downside to turning on this feature is a 10 to 20 percent performance penalty.

Fortunately, performance is usually going in the other direction. According to Intel Software director James Reinders, these latest C/C++ and Fortran compilers and runtime libraries are speedier than ever and among the best in the business. For AVX floating point operations in particular, the Intel C++ compiler outruns some of the more popular competition by a wide margin. Using the SPECfp_base2006 floating point benchmark, Intel generates code that executes 97 percent faster and 164 percent faster than that of Microsoft’s Visual C++ and GCC, respectively.

Not everyone relies on fast compilers though. Reinders says their most demanding customers will resort to the analysis tools to get the ultimate in performance. “If you just want to do a recompile and link with a library, you can get a good speedup,” he explains. “But if you want to start chasing how many TLB misses you have and get the compiler to push pages around so you can get the top score on something, we support that too.”

Parallel Studio XE 2013 is available starting this week and retails at $1,599-$2,299 — depending on if you want Fortran, C/C++ or both. Cluster Studio XE 2013 is basically a superset of Parallel Studio, adding MPI libraries and analysis tools, as well as a cluster installation utility. It retails for $2,949, and is scheduled to ship in the fourth quarter of 2012.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

HOKUSAI’s BigWaterfall Cluster Extends RIKEN’s Supercomputing Performance

February 21, 2018

RIKEN, Japan’s largest comprehensive research institution, recently expanded the capacity and capabilities of its HOKUSAI supercomputer, a key resource managed by the institution’s Advanced Center for Computing and C Read more…

By Ken Strandberg

Neural Networking Shows Promise in Earthquake Monitoring

February 21, 2018

A team of Harvard University and MIT researchers report their new neural networking method for monitoring earthquakes is more accurate and orders of magnitude faster than traditional approaches. Read more…

By John Russell

HPE Wins $57 Million DoD Supercomputing Contract

February 20, 2018

Hewlett Packard Enterprise (HPE) today revealed details of its massive $57 million HPC contract with the U.S. Department of Defense (DoD). The deal calls for HPE to provide the DoD High Performance Computing Modernizatio Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Experience Memory & Storage Solutions that will Transform Your Data Performance

High performance computing (HPC) has revolutionized the way we harness insight, leading to a dramatic increase in both the size and complexity of HPC systems. Read more…

Topological Quantum Superconductor Progress Reported

February 20, 2018

Overcoming sensitivity to decoherence is a persistent stumbling block in efforts to build effective quantum computers. Now, a group of researchers from Chalmers University of Technology (Sweden) report progress in devisi Read more…

By John Russell

HOKUSAI’s BigWaterfall Cluster Extends RIKEN’s Supercomputing Performance

February 21, 2018

RIKEN, Japan’s largest comprehensive research institution, recently expanded the capacity and capabilities of its HOKUSAI supercomputer, a key resource manage Read more…

By Ken Strandberg

Neural Networking Shows Promise in Earthquake Monitoring

February 21, 2018

A team of Harvard University and MIT researchers report their new neural networking method for monitoring earthquakes is more accurate and orders of magnitude faster than traditional approaches. Read more…

By John Russell

HPE Wins $57 Million DoD Supercomputing Contract

February 20, 2018

Hewlett Packard Enterprise (HPE) today revealed details of its massive $57 million HPC contract with the U.S. Department of Defense (DoD). The deal calls for HP Read more…

By Tiffany Trader

Fluid HPC: How Extreme-Scale Computing Should Respond to Meltdown and Spectre

February 15, 2018

The Meltdown and Spectre vulnerabilities are proving difficult to fix, and initial experiments suggest security patches will cause significant performance penal Read more…

By Pete Beckman

Brookhaven Ramps Up Computing for National Security Effort

February 14, 2018

Last week, Dan Coats, the director of Director of National Intelligence for the U.S., warned the Senate Intelligence Committee that Russia was likely to meddle in the 2018 mid-term U.S. elections, much as it stands accused of doing in the 2016 Presidential election. Read more…

By John Russell

AI Cloud Competition Heats Up: Google’s TPUs, Amazon Building AI Chip

February 12, 2018

Competition in the white hot AI (and public cloud) market pits Google against Amazon this week, with Google offering AI hardware on its cloud platform intended Read more…

By Doug Black

Russian Nuclear Engineers Caught Cryptomining on Lab Supercomputer

February 12, 2018

Nuclear scientists working at the All-Russian Research Institute of Experimental Physics (RFNC-VNIIEF) have been arrested for using lab supercomputing resources to mine crypto-currency, according to a report in Russia’s Interfax News Agency. Read more…

By Tiffany Trader

The Food Industry’s Next Journey — from Mars to Exascale

February 12, 2018

Global food producer and one of the world's leading chocolate companies Mars Inc. has a unique perspective on the impact that exascale computing will have on the food industry. Read more…

By Scott Gibson, Oak Ridge National Laboratory

Inventor Claims to Have Solved Floating Point Error Problem

January 17, 2018

"The decades-old floating point error problem has been solved," proclaims a press release from inventor Alan Jorgensen. The computer scientist has filed for and Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

Russian Nuclear Engineers Caught Cryptomining on Lab Supercomputer

February 12, 2018

Nuclear scientists working at the All-Russian Research Institute of Experimental Physics (RFNC-VNIIEF) have been arrested for using lab supercomputing resources to mine crypto-currency, according to a report in Russia’s Interfax News Agency. Read more…

By Tiffany Trader

Leading Solution Providers

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

V100 Good but not Great on Select Deep Learning Aps, Says Xcelerit

November 27, 2017

Wringing optimum performance from hardware to accelerate deep learning applications is a challenge that often depends on the specific application in use. A benc Read more…

By John Russell

SC17: Singularity Preps Version 3.0, Nears 1M Containers Served Daily

November 1, 2017

Just a few months ago about half a million jobs were being run daily using Singularity containers, the LBNL-founded container platform intended for HPC. That wa Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This