Intel Weaves Strategy To Put Interconnect Fabrics On Chip

By Michael Feldman

September 10, 2012

Intel has begun to formulate a strategy that will integrate fabric controllers with its server processors. According to Raj Hazra, general manager of the Technical Computing unit at Intel, the company is planning to use the recently acquired IP from Cray, QLogic and Fulcrum to deliver chips that put what is essentially a NIC onto the processor die. In a recent conversation with Hazra, he outlined their new fabric interconnect strategy.

Intel apparently started thinking along these lines at least a year ago when the company began collecting interconnect technology in earnest. In July 2011, the chipmaker acquired Fulcrum, a maker of Ethernet switch chips. Six months later, it bought QLogic’s InfiniBand adapter and switch business. And then three months after that, Intel brought Cray’s interconnect IP and expertise on board. With the three technologies in hand, the chipmaker now believes it has the makings for a wider play.

As with other types of processor integration, the idea is to deliver more capability, in this case, greater performance, scalability and energy efficiency. According to Hazra, as the scope of distributed computing systems has grown from HPC to the cloud and beyond, interconnect fabrics like Ethernet and InfiniBand have become much more intimate with the processor, or at least, would like to. These fabrics are now an integral part of the systems and applications they connect. “We are seeing the role of the fabric far less like a network, in a loosely coupled sense, and far more like a system bus at the datacenter level,” Hazra told HPCwire.

In that sense, a fabric is just an extension of the system bus and the memory and storage hierarchies that it glues together. But as compute density per server increases, these fabric can become communication bottlenecks. This is especially true in large-scale systems, like supercomputers and datacenter-sized clouds, where the number of nodes can run into the thousands. But even in smaller-scale HPC clusters or data appliances, performance can be limited by interconnect bandwidth and latency.

Putting the fabric controller on the die with the processor could go a long way toward alleviating some of the performance and power issues. For example, giving the controller a direct line to the CPU could deliver more bandwidth along with less latency. And since the system I/O interface (PCIe) would no longer be needed to drive the fabric, power could be significantly reduced — on the order of tens of watts per server. Also, from a system point of view, placing the controller on the processor would eliminate yet another component on the server motherboard, reducing system price and complexity.

The proximity of the fabric logic to the CPU could also make it easier to provide intelligent data movement (exploiting data locality, doing smart prefetching, etc.), inasmuch as programming an on-chip controller is far simpler than managing an external third-party device. In the HPC space, it could, for example, drive a greater adoption of Partitioned Global Address Space (PGAS) languages, which present distributed memory as a unified address space. With more intimate control of the fabric, it should be easier for system software to support such a model.

It’s not just for high performance computing though. Intel is looking to apply fabric integration across all its datacenter offerings (Xeon, Xeon Phi, and Atom processors), which encompass HPC/supercomputers, clouds, enterprise appliances and microservers. Essentially any chip destined for a multi-node system is fair game. Each application area has different requirements — bandwidth, latency, scalability, security, and so on — so it’s unlikely, for example, that Intel will use Cray’s supercomputing interconnect technology in its Atoms and Xeons destined for microservers, or Fulcrum’s 10 GigE IP for exascale-grade Xeons.

What will make all this integration possible is Moore’s Law, the continual shrinking of transistor geometries that enables extra logic and storage to be laid down on the die. At this point, nobody enforces Moore’s Law better than Intel, and combined with their interconnect collection as well as their extensive set of parallel software tools and libraries, the chipmaker is in a rather unique position to bring this new architecture to fruition.

Making the interconnect logic a first-class citizen on the processor, rather than just an I/O device would be a huge paradigm shift for the server market. If successfully executed at Intel, other chip vendors will be forced to follow suit. (AMD is likely already conjuring up something similar with the fabric technology it acquired from SeaMicro.) Meanwhile makers of discrete NICs and host adapter silicon will have to rethink their strategy, perhaps allying themselves with other chipmakers to offer competitive products.

Intel is not ready to talk about specific product plans and timelines, but since Hazra is charged with developing this architecture, it’s reasonable to assume that the processors aimed at HPC will get a good deal of the initial attention. And we probably won’t have to wait for exascale systems at the end of the decade to see some of these fabric controller-equipped chips in the field. According to Hazra, the first such hardware should show up prior to the first exaflop supercomputer deployments.

“Without this integration, many of the challenges around having a scalable, extensible fabric architecture is not going to be possible,” he says. “We think the time has come when this is not only possible, but our intent is to drive this aggressively to make it possible.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

SC Bids Farewell to Denver, Heads to Dallas for 30th

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visitors to the Colorado Convention Center in Denver for the larg Read more…

By Tiffany Trader

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

This week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high performance computing in modern science. It was also visually stunning. Read more…

By John Russell

How Cities Use HPC at the Edge to Get Smarter

November 17, 2017

Cities are sensoring up, collecting vast troves of data that they’re running through predictive models and using the insights to solve problems that, in some cases, city managers didn’t even know existed. Speaking Read more…

By Doug Black

HPE Extreme Performance Solutions

Harness Scalable Petabyte Storage with HPE Apollo 4510 and HPE StoreEver

As a growing number of connected devices challenges IT departments to rapidly collect, manage, and store troves of data, organizations must adopt a new generation of IT to help them operate quickly and intelligently. Read more…

SC17 Student Cluster Competition Configurations: Fewer Nodes, Way More Accelerators

November 16, 2017

The final configurations for each of the SC17 “Donnybrook in Denver” Student Cluster Competition have been released. Fortunately, each team received their equipment shipments on time and undamaged, so the teams are r Read more…

By Dan Olds

SC Bids Farewell to Denver, Heads to Dallas for 30th

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visit Read more…

By Tiffany Trader

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

This week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high performance computing in modern science. It was also visually stunning. Read more…

By John Russell

How Cities Use HPC at the Edge to Get Smarter

November 17, 2017

Cities are sensoring up, collecting vast troves of data that they’re running through predictive models and using the insights to solve problems that, in some Read more…

By Doug Black

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s a Read more…

By Dan Olds

Hyperion Market Update: ‘Decent’ Growth Led by HPE; AI Transparency a Risk Issue

November 15, 2017

The HPC market update from Hyperion Research (formerly IDC) at the annual SC conference is a business and social “must,” and this year’s presentation at S Read more…

By Doug Black

Nvidia Focuses Its Cloud Containers on HPC Applications

November 14, 2017

Having migrated its top-of-the-line datacenter GPU to the largest cloud vendors, Nvidia is touting its Volta architecture for a range of scientific computing ta Read more…

By George Leopold

HPE Launches ARM-based Apollo System for HPC, AI

November 14, 2017

HPE doubled down on its memory-driven computing vision while expanding its processor portfolio with the announcement yesterday of the company’s first ARM-base Read more…

By Doug Black

OpenACC Shines in Global Climate/Weather Codes

November 14, 2017

OpenACC, the directive-based parallel programming model used mostly for porting codes to GPUs for use on heterogeneous systems, came to SC17 touting impressive Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This