Now at AMD, John Gustafson Wants to Light a Fire Under GPU Computing

By Michael Feldman

September 13, 2012

AMD looks like it’s getting set to jump back into the GPU computing arena with chips a-blazin. A couple of weeks ago, the company signed up HPC industry-heavyweight John Gustafson as the chief architect for the Graphics Business Unit, what used to known as ATI. Gustafson will essentially fill the CTO role there, driving the technology roadmap and direction for the chipmaker’s discrete GPU business — the Radeon and FirePro lines.

Gustafson is best known for Gustafson’s Law, a partial refute of Amdahl’s Law that redefined conventional wisdom on parallel computing in the modern age. In his most recent position at Intel, he drove research on next-generation computing and storage technologies. Prior to that, he served as the chief exec at Massively Parallel Technologies, a role he took on after leaving his CTO gig at ClearSpeed Technology.

Gustafson’s work at ClearSpeed, a company that built purpose-built floating point accelerators for high performance computing, suggests AMD is interested in applying that expertise to its GPU business. “I suspect that is one of the reasons they brought me in,” he told HPCwire.

Ironically, it was the emergence of general-purpose GPUs by NVIDIA and AMD six years ago that hastened the demise of ClearSpeed, as well as other special-purpose HPC accelerators, like IBM’s PowerXCell 8i Cell processor. As GPUs evolved toward generalized vector processors, it put accelerators on the same path as other commodity chips, significantly narrowing the appeal of custom-built silicon.

Gustafson believes the dual role of the modern GPU, as a graphics engine and compute accelerator, is a solid combo. He sees a lot of overlap between the two domains, given that much of the processor logic for visualization and technical computing can be shared. According to him, compute-specific features don’t end up taking a lot of extra real estate on the die, and in some cases, will actually will save transistors. “People didn’t realize that sometimes the functions done for graphics are exactly what are needed by the HPC community,” explains Gustafson.

But as far as GPU computing is concerned, the company is playing catch up with NVIDIA. Although AMD made an initial investment in the FireStream line of GPU accelerators, its lack of software development support and its reliance on an immature OpenCL programming toolset made for a weaker offering, especially in contrast to NVIDIA, which had built a separate business unit (Tesla) and toolset (CUDA SDK) to drive its GPU computing product line.

But AMD certainly has the wherewithal to make a comeback. The chipmaker’s aggregate GPU business and graphics processor designs are on par with that of NVIDIA’s (in contrast to AMD’s CPU business, which is a distant second to Intel in market share). And although AMD still doesn’t have a mature HPC-oriented software stack to offer, OpenCL has come a long way over the past few years and could begin to challenge CUDA’s current dominance. “I think it is inevitable, especially with both AMD and Intel behind it, that OpenCL will become the de facto solution,” says Gustafson.

From the hardware perspective, the company has been busy refreshing its GPU computing products. Last month, AMD launched two new FirePro cards, the S9000 and S7000 aimed at the server market. The dual-slot S9000 is the more capable one, computationally speaking, sporting ECC memory and 3.23 teraflops of single-precision performance and 806 gigaflops in double-precision performance.

Those numbers are pretty much on par with NVIDIA’s K10 Kepler product, although it’s likely to be a good deal less competitive against the upcoming K20. In any case, multiple teraflops, even the single precision variety, are not to be taken lightly, and this is probably just the beginning of a larger push by AMD. Although he didn’t want to tip his hand too much, Gustafson said he has some “very disruptive ideas for this market… that could dramatically increase the operations per watt, and I think that’s what we need for exascale right now.”

One approach that he’s been kicking around has to do with hardware designs that deliver “good-enough” results. Whether for graphics or computation, Gustafson believes there’s a lot of extra energy efficiency that can be squeezed from the silicon if you match up the application requirements more precisely with the hardware resources needed. He says the industry has tended to sweep those issues under the rug.

At least part of that has to do with matching the precision of the data to the task at hand. In HPC, for example, software tends to default to double precision (64 bits). But if you only need, say, 10 bits to do a calculation, double precision ends up wasting a lot of energy in sending unneeded bits hither and yon across the machine. On the other hand, if the application requires 256-bit accuracy, the hardware should be flexible enough to deal with that as well.

Another way to attack the performance per watt challenge is integrating the GPU logic into a more general-purpose chip, like AMD does with its APU products. While Gustafson thinks that can be a great solution for certain classes of applications that need that type of unified memory model, for others, a dedicated SIMD compute engine with several gigabytes of extremely high bandwidth is what’s called for.

“For about 30 years now, people have been telling me that we’re going to witness a disappearance of discrete accelerators, because their functions will be subsumed into the general-purpose processor,” he says. “But there always seems to be a need for something that is extraordinarily high-powered, but specialized so that you don’t want to make everybody pay for it. I don’t see a change to that.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

TACC Researchers Test AI Traffic Monitoring Tool in Austin

December 13, 2017

Traffic jams and mishaps are often painful and sometimes dangerous facts of life. At this week’s IEEE International Conference on Big Data being held in Boston, researchers from TACC and colleagues will present a new Read more…

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in what has become an overwhelmingly two-socket landscape in the d Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of quantum. This week, Microsoft took the next step in advanci Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

ESnet Now Moving More Than 1 Petabyte/wk

December 12, 2017

Optimizing ESnet (Energy Sciences Network), the world's fastest network for science, is an ongoing process. Recently a two-year collaboration by ESnet users – the Petascale DTN Project – achieved its ambitious goal t Read more…

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

SC17 Cluster Competition: Who Won and Why? Results Analyzed and Over-Analyzed

November 28, 2017

Everyone by now knows that Nanyang Technological University of Singapore (NTU) took home the highest LINPACK Award and the Overall Championship from the recently concluded SC17 Student Cluster Competition. We also already know how the teams did in the Highest LINPACK and Highest HPCG competitions, with Nanyang grabbing bragging rights for both benchmarks. Read more…

By Dan Olds

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This