For Energy-Efficient HPC, Less is More

By Ian Armas Foster

September 19, 2012

Near-Threshold Voltage, or NTV, has the potential to significantly cut energy requirements for high performance computing. This is becoming especially important for the largest supercomputers, which are already well into the multi-megawatt realm and are expected to hit tens of megawatts in the exascale era.

Intel recently demonstrated their NTV capabilities at ISSCC 2012, operating an x86 microprocessor on only 2 milliWatts of power. The company published three papers on their results, which were analyzed and discussed in an article at Real World Technologies by David Kanter.

The threshold voltage is the voltage required to generate a minimum of current across a transistor. Intel has discovered that the most efficient use of energy would be to operate a circuit near that of its threshold voltage, that is, the amount required to turn a transistor on.

There are a couple of intrinsically tricky things about operating at such a low voltage. The first is limiting dI/dt, the fancy mathematical way of expressing change in current over time. Rapid spikes or drops in current, especially those that would occur as a result of a particular transistor accidentally dropping beneath the threshold, can create computational errors.

Ideally, all transistors would be created equally. Statistically, however, since there sometimes lie billions of transistors on a given chip, some will perform worse that others.

Another challenge to overcome is the resulting power loss. The power available is proportional to the square of the voltage, such that a 10 percent reduction in voltage leads to a 19 percent reduction in power. While this reduced voltage would be a great way to increase efficiency, it would also be a great way to ensure your CPU does not have the juice required to run what it needs to.

Further, NTV significantly decreases frequency. “The 32nm Pentium core,” Kanter said about a core that ran using NTV “increased efficiency by about 5×, by running at slightly under 100MHz. The maximum frequency was 915MHz, so the absolute performance decreased by about an order of magnitude.”

As he notes, NTV would be impractical for general-purpose CPUs, as they are generally used for applications that expect reasonable single-threaded performance. Thus they require the higher voltages needed to drive faster clocks. On the other hand, HPC and its massively parallel computing environment could benefit greatly from NTV.

“Based on our analysis of these papers,” Kanter wrote, “Near-Threshold Voltage computing techniques are most applicable to highly parallel workloads. Generally, NTV is an ideal fit for HPC workloads and works very well for graphics, but not general purpose CPUs.”

Since HPC is highly parallelized and requires backups and fail-safe mechanisms throughout a computation, it can withstand the consequences of a single transistor giving out. HPC computations are also not expected to happen anywhere near real time, making the frequency decrease less of a problem. This is especially true of “throughput” accelerators like GPGPUs and Intel’s Xeon Phi, which are naturally frequency-constrained because of their high core counts.

There is a sense that this technology is being developed to specifically benefit HPC rather than it accidentally doing so. This is not only hinted at by the Intel papers themselves, but is also indirectly supported by the people funding the papers, specifically the US Government. “Perhaps most telling,” Kanter wrote, “US government grants typically focus on areas of national interest. Graphics simply is not vital to the country, whereas HPC is a critical tool for the Departments of Defense, Energy, and any number of intelligence agencies.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “global” launch event in Austin TX. In many ways it was a fu Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it, analysts and journalists want to report on it. Deep learni Read more…

By Doug Black

OpenACC Shows Growing Strength at ISC

June 19, 2017

OpenACC is strutting its stuff at ISC this year touting expanding membership, a jump in downloads, favorable benchmarks across several architectures, new staff members, and new support by key HPC applications providers, Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major shakeups -- China still has the top two spots locked with th Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Creating a Roadmap for HPC Innovation at ISC 2017

In an era where technological advancements are driving innovation to every sector, and powering major economic and scientific breakthroughs, high performance computing (HPC) is crucial to tackle the challenges of today and tomorrow. Read more…

ISC: Extreme-Scale Requirements to Push the Frontiers of Deep Learning

June 17, 2017

Deep learning is the latest and most compelling technology strategy to take aim at the decades-old “drowning in data/starving for insight” problem. But contrary to the commonly held notion, deep learning is more than Read more…

By Doug Black

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD, Cray, Hewlett Packard Enterprise (HPE), IBM, Intel, and NV Read more…

By John Russell

OpenSuCo: Advancing Open Source Supercomputing at ISC

June 15, 2017

As open source hardware gains traction, the potential for a completely open source supercomputing system becomes a compelling proposition, one that is being investigated by the International Workshop on Open Source Super Read more…

By Tiffany Trader

Mellanox Raises SHIELD for Enhanced Network Resiliency

June 15, 2017

High-performance networking company Mellanox is announcing a new protocol it’s calling SHIELD, an acronym for “Self Healing Interconnect Enhancement for inteLligent Datacenters.” Enabled within Mellanox’s 100G ED Read more…

By Tiffany Trader

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “g Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it Read more…

By Doug Black

OpenACC Shows Growing Strength at ISC

June 19, 2017

OpenACC is strutting its stuff at ISC this year touting expanding membership, a jump in downloads, favorable benchmarks across several architectures, new staff Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

ISC: Extreme-Scale Requirements to Push the Frontiers of Deep Learning

June 17, 2017

Deep learning is the latest and most compelling technology strategy to take aim at the decades-old “drowning in data/starving for insight” problem. But cont Read more…

By Doug Black

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

OpenSuCo: Advancing Open Source Supercomputing at ISC

June 15, 2017

As open source hardware gains traction, the potential for a completely open source supercomputing system becomes a compelling proposition, one that is being inv Read more…

By Tiffany Trader

Mellanox Raises SHIELD for Enhanced Network Resiliency

June 15, 2017

High-performance networking company Mellanox is announcing a new protocol it’s calling SHIELD, an acronym for “Self Healing Interconnect Enhancement for int Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Knights Landing Processor with Omni-Path Makes Cloud Debut

April 18, 2017

HPC cloud specialist Rescale is partnering with Intel and HPC resource provider R Systems to offer first-ever cloud access to Xeon Phi "Knights Landing" processors. The infrastructure is based on the 68-core Intel Knights Landing processor with integrated Omni-Path fabric (the 7250F Xeon Phi). Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This