Adapteva Launches Crowd-Source Funding for Its Floating Point Accelerator

By Michael Feldman

September 28, 2012

Chipmaker Adapteva is attempting to bypass the conventional venture capital funding route and collect money via a micro-investor platform known as Kickstarter. In the process, the company will open up its software and hardware design for its manycore Epiphany architecture, and deliver a parallel computing kit to anyone who can ante up $99.

The Kickstarter funding model relies on lots of small investors pledging relatively small amounts of money to bootstrap a project, in this case, for Adapteva’s “Parallella” $99 supercomputer board. The way it works is that the project creators set a funding goal and deadline. If the desired investment is collected before the deadline, all the would-be investors are charged and the project is delivered.

For Adapteva, they’re asking for enough investors to reach $750,000 within the next 30 days (starting this past Thursday). So if they get at least 7,500 takers before October 27, everyone who pledged $99 gets a board, software toolkit, and an Ubuntu Linux distro. The idea is to draw in lots of would-be developers (most of which are probably going to be coming from academic institutions) to jumpstart the Epiphany software ecosystem.

The company is initially aiming Epiphany at embedded and mobile device applications with a need for lots of flops — codes such as image recognition, signal processing, game physics, and the like. But since these same attributes of high flops and low power are also critical to supercomputing, the company is looking to break into the HPC business as well.

The main problem they’ve had to date is attracting enough investors and developers to get the chip on the fast track. Since its inception in 2008, Adapteva has collected $2.5 million in private investment and has partnered with Brown Deer Technology to deliver an OpenCL port for the architecture. That’s been enough to support four generations of processor development and an initial SDK, but to compete with the big boys in the accelerator business, like NVIDIA and Intel, Epiphany needs to attract a much larger developer community.

According to Andreas Olofsson, founder and CEO of Adapteva, right now a board outfitted with an Epiphany accelerator costs thousands of dollars, which greatly limits access for software developers. “Let’s open this up to everybody and sell it cheap,” he told HPCwire. Olofsson felt that couldn’t be accomplished within the confines of a traditional funding model, which is why they went the Kickstarter route.

The Parallella board they’re offering is outfitted with a dual-core ARM CPU, a 16-core Epiphany accelerator chip, 1 GB of RAM, a MicroSD card, two USB ports, and HDMI port, and an Ethernet connection. The kit also includes an I/O interface that can be hooked up to a sensor or camera for a real-world application The whole thing measures 3.4″ by 2.1″ — about the size of a credit card — and draws anywhere between 2.5 and 5 watts.

The low power is enabled by the ultra-efficient Epiphany RISC design. Adapteva has a 26-gigaflop, 16-core chip in production today and a 64-core pre-production version waiting in the wings http://www.hpcwire.com/hpcwire/2012-08-22/adapteva_unveils_64-core_chip.html. The 64-core accelerator delivers up to 100 gigaflops (single precision) on just 2 watts of power. At 50 gigaflops/watt, this latest Epiphany processor is probably the champ of energy-efficient computing today, at least in the floating point realm.

But right now, those chips are expensive to produce, mainly because Adapteva is employing a low-volume manufacturing process, which yields about 50 dies per wafer. If they had full production mask sets, they could shift into high-volume manufacturing and get thousands of dies per wafer. That would reduce the cost of an Epiphany processor to a few dollars per chip, which would make the $99 price point for the entire board feasible.

To get to that production model, the chip foundry needs to retool, which is a significant expense. That’s where at least some of the investment funds collected by the Parallella project comes in. The money will also be used to shrink the current reference board down to its credit-card size and set up a high-volume chip production flow.

Adapteva has also set an additional Kickstarter “stretch goal” of $3 million. If they hit that by the end of October, the company will offer a board outfitted with the 64-core Epiphany chip. For that privilege, an investor will have to kick in an additional $100 on top of their original $99 pledge.
 
In either case, with each board Adapteva will include their complete software development stack of compilers (C/C++, OpenCL), debugger, libraries, and drivers for free. And the entire stack as well as the board design will be provided as open source.

All of this is dependent upon getting at least 7,500 developers willing to plunk down $99 dollars for the kit. They’re off to a decent start. According to Kickstarter’s Parallella site, a day after they launched the program, they’ve signed up 532 backers who pledged at least $99. Olofsson is optimistic that this is indeed the model that will attract developers and get the technology the attention it deserves. “If we can’t get 7,500 people excited about our architecture for $99, maybe we should go home,” he says.

 


Related Articles

Adapteva Unveils 64-Core Chip

Adapteva Builds Manycore Processor That Will Deliver 70 Gigaflops/Watt

Startup Launches Manycore Floating Point Acceleration Technology

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

“Lunch & Learn” to Explore the Growing Applications of Genomic Analytics

In the digital age of medicine, healthcare providers are rapidly transforming their approach to patient care. Traditional technologies are no longer sufficient to process vast quantities of medical data (including patient histories, treatment plans, diagnostic reports, and more), challenging organizations to invest in a new style of IT to enable faster and higher-quality care. Read more…

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan and will begin operation in fiscal 2018 (starts in April). A Read more…

By John Russell

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This