Chasing 1000X: The Future of Supercomputing Is Unbalanced

By Andrew Jones

October 10, 2012

Our supercomputing community is the world of 1000X. That is how we introduce ourselves – “think thousands of times more powerful than your laptop.” We proudly proclaim our thousands of cores, nodes, kilowatts, gigabytes, cables, and so on.

We even measure our progress by 1000X: the terascale barrier (“smashed” according to the tone of the accompanying press release) then a 1000X to the petascale barrier (“shattered” as the marketing machine informed us) and now chasing 1000X to the exascale barrier (which will be “cataclysmically destroyed” I presume).

These barriers are fun, but nonsense. Obviously 1.01 petaflops of computing power is not disruptively more capable than 0.99 petaflops, nor is it qualitatively more technically challenging. So perhaps the better description is “crept past the terascale marker” and “sauntered by the petascale signpost?”

As a community we have, for several decades now, developed technologies and deployed systems that have grown through the real challenges identified for each 1000X increment. And we have done this so effectively that each “barrier” is very soft by the time we come to deploy systems of that size. That doesn’t undermine the technical challenges involved in each case, nor the efforts of those who have mastered those challenges. But they have mostly been solved by aggressive evolution incited by the occasional disruptive kick in the behind.

Even though we use 1000X as our badge of meaningful advance, we can be very narrow in how we apply that across the breadth of our empire. We mostly tie it to speed or size of the machines – a thousand times faster or bigger. We are starting to grow group behavior for some other uses, for example, 1000X more power efficient. But we are still focusing on the machines.

Performance is fundamental to the value proposition of high performance computing, whether 10X or 1000X. And even in the case of 1000X performance, there is much more we can explore than we do now. The obvious opportunity is to recognize that such performance is most effectively obtained not from hardware alone, but also from innovation in algorithms and software implementation.

I regularly write on this topic at my blog and speak on this topic at conferences and private events. But at one recent IDC HPC User Forum the conversation turned to one of my other favorite themes on what we can do better.

There is much more to our community that we should look at for step change, innovation and leadership than purely performance. Why do we not target the same 1000X in other areas? Think of the benefits of supercomputing, at any scale, being a thousand-fold easier to use. Not benefits to the existing hardcore tweakers of MPI, since these folks don’t need (or even desire?) easy to use. They need performance and the flexibility of direct access to the capabilities.

What about the benefits to everyone else? And I said users. Not programmers. Not all users of HPC are programmers (a working assumption that supercomputer centers often default to). Many users of HPC just run applications. Someone else has done the programming for them, either in-house development teams or codes from commercial providers or other research groups, etc.

How different is our ease-of-use experience with other computing technology? Think of your laptop for office tasks; your tablet computer for consuming Web and media content; and your smartphone for processing emails. Compare those user experiences with HPC.

We take something with a thousand times the compute power and make it harder – even arcane – to use! A significant portion of the computer power on those consumer devices is applied to the user interaction experience. Surely, with a few spare tens of teraflops to play with – only a few percent of our petascale supercomputers – we can come up with a more human-friendly interaction than batch scripts. No, it won’t be more efficient. Tough!

Our community has chased efficiency in utilization of the compute resource arguably way beyond its cost-benefit pay-off and into the realm of limiting the potential of the systems/services for flexibility in use cases and attractiveness to new users.
And that brings me to another 1000X: the growth of HPC to a thousand times more users. Pick your favorite label of the year: personal supercomputing (possibly self-contradictory), missing middle (who wants to be someone else’s middle?), HPC for the masses (are we talking revolutions?), democratization of HPC (in my view the worst label of the lot – HPC shouldn’t be worrying about democracy or not), and so on. This user growth is how the technology, or rather, its core proposition, can benefit society and the economy with much more immediate, widespread and direct impact.

Driving the 500 fastest supercomputers in the world to a thousand times their performance does deliver value to the economy and society. Not just through the computing technology advances they inspire and require, but especially through the scientific, medical and engineering advances their use enables. But each new group of engineers and scientists that are able to exploit effective modeling and simulation in their research and design can invigorate their contribution to the economy.

Multiply these individual effects by 1000X and we might see light shining into the knowledge economy that is the dream of politicians the world over. Creating and sustaining a high-tech economy doesn’t happen by a handful of leadership supercomputers used by the few. It happens by doing that and also enabling 1000X more companies to use HPC techniques. Both upward and outward are needed.

Our existing HPC community has to play its role in this. We cannot just focus on driving the fastest machines a thousand times faster. Critically, we have to give equal peer recognition to those who focus on driving the use of the technology a thousand times broader and a thousand times easier to use.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “global” launch event in Austin TX. In many ways it was a fu Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it, analysts and journalists want to report on it. Deep learni Read more…

By Doug Black

OpenACC Shows Growing Strength at ISC

June 19, 2017

OpenACC is strutting its stuff at ISC this year touting expanding membership, a jump in downloads, favorable benchmarks across several architectures, new staff members, and new support by key HPC applications providers, Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major shakeups -- China still has the top two spots locked with th Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Creating a Roadmap for HPC Innovation at ISC 2017

In an era where technological advancements are driving innovation to every sector, and powering major economic and scientific breakthroughs, high performance computing (HPC) is crucial to tackle the challenges of today and tomorrow. Read more…

ISC: Extreme-Scale Requirements to Push the Frontiers of Deep Learning

June 17, 2017

Deep learning is the latest and most compelling technology strategy to take aim at the decades-old “drowning in data/starving for insight” problem. But contrary to the commonly held notion, deep learning is more than Read more…

By Doug Black

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD, Cray, Hewlett Packard Enterprise (HPE), IBM, Intel, and NV Read more…

By John Russell

OpenSuCo: Advancing Open Source Supercomputing at ISC

June 15, 2017

As open source hardware gains traction, the potential for a completely open source supercomputing system becomes a compelling proposition, one that is being investigated by the International Workshop on Open Source Super Read more…

By Tiffany Trader

Mellanox Raises SHIELD for Enhanced Network Resiliency

June 15, 2017

High-performance networking company Mellanox is announcing a new protocol it’s calling SHIELD, an acronym for “Self Healing Interconnect Enhancement for inteLligent Datacenters.” Enabled within Mellanox’s 100G ED Read more…

By Tiffany Trader

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “g Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it Read more…

By Doug Black

OpenACC Shows Growing Strength at ISC

June 19, 2017

OpenACC is strutting its stuff at ISC this year touting expanding membership, a jump in downloads, favorable benchmarks across several architectures, new staff Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

ISC: Extreme-Scale Requirements to Push the Frontiers of Deep Learning

June 17, 2017

Deep learning is the latest and most compelling technology strategy to take aim at the decades-old “drowning in data/starving for insight” problem. But cont Read more…

By Doug Black

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

OpenSuCo: Advancing Open Source Supercomputing at ISC

June 15, 2017

As open source hardware gains traction, the potential for a completely open source supercomputing system becomes a compelling proposition, one that is being inv Read more…

By Tiffany Trader

Mellanox Raises SHIELD for Enhanced Network Resiliency

June 15, 2017

High-performance networking company Mellanox is announcing a new protocol it’s calling SHIELD, an acronym for “Self Healing Interconnect Enhancement for int Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Knights Landing Processor with Omni-Path Makes Cloud Debut

April 18, 2017

HPC cloud specialist Rescale is partnering with Intel and HPC resource provider R Systems to offer first-ever cloud access to Xeon Phi "Knights Landing" processors. The infrastructure is based on the 68-core Intel Knights Landing processor with integrated Omni-Path fabric (the 7250F Xeon Phi). Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This