Chasing 1000X: The Future of Supercomputing Is Unbalanced

By Andrew Jones

October 10, 2012

Our supercomputing community is the world of 1000X. That is how we introduce ourselves – “think thousands of times more powerful than your laptop.” We proudly proclaim our thousands of cores, nodes, kilowatts, gigabytes, cables, and so on.

We even measure our progress by 1000X: the terascale barrier (“smashed” according to the tone of the accompanying press release) then a 1000X to the petascale barrier (“shattered” as the marketing machine informed us) and now chasing 1000X to the exascale barrier (which will be “cataclysmically destroyed” I presume).

These barriers are fun, but nonsense. Obviously 1.01 petaflops of computing power is not disruptively more capable than 0.99 petaflops, nor is it qualitatively more technically challenging. So perhaps the better description is “crept past the terascale marker” and “sauntered by the petascale signpost?”

As a community we have, for several decades now, developed technologies and deployed systems that have grown through the real challenges identified for each 1000X increment. And we have done this so effectively that each “barrier” is very soft by the time we come to deploy systems of that size. That doesn’t undermine the technical challenges involved in each case, nor the efforts of those who have mastered those challenges. But they have mostly been solved by aggressive evolution incited by the occasional disruptive kick in the behind.

Even though we use 1000X as our badge of meaningful advance, we can be very narrow in how we apply that across the breadth of our empire. We mostly tie it to speed or size of the machines – a thousand times faster or bigger. We are starting to grow group behavior for some other uses, for example, 1000X more power efficient. But we are still focusing on the machines.

Performance is fundamental to the value proposition of high performance computing, whether 10X or 1000X. And even in the case of 1000X performance, there is much more we can explore than we do now. The obvious opportunity is to recognize that such performance is most effectively obtained not from hardware alone, but also from innovation in algorithms and software implementation.

I regularly write on this topic at my blog and speak on this topic at conferences and private events. But at one recent IDC HPC User Forum the conversation turned to one of my other favorite themes on what we can do better.

There is much more to our community that we should look at for step change, innovation and leadership than purely performance. Why do we not target the same 1000X in other areas? Think of the benefits of supercomputing, at any scale, being a thousand-fold easier to use. Not benefits to the existing hardcore tweakers of MPI, since these folks don’t need (or even desire?) easy to use. They need performance and the flexibility of direct access to the capabilities.

What about the benefits to everyone else? And I said users. Not programmers. Not all users of HPC are programmers (a working assumption that supercomputer centers often default to). Many users of HPC just run applications. Someone else has done the programming for them, either in-house development teams or codes from commercial providers or other research groups, etc.

How different is our ease-of-use experience with other computing technology? Think of your laptop for office tasks; your tablet computer for consuming Web and media content; and your smartphone for processing emails. Compare those user experiences with HPC.

We take something with a thousand times the compute power and make it harder – even arcane – to use! A significant portion of the computer power on those consumer devices is applied to the user interaction experience. Surely, with a few spare tens of teraflops to play with – only a few percent of our petascale supercomputers – we can come up with a more human-friendly interaction than batch scripts. No, it won’t be more efficient. Tough!

Our community has chased efficiency in utilization of the compute resource arguably way beyond its cost-benefit pay-off and into the realm of limiting the potential of the systems/services for flexibility in use cases and attractiveness to new users.
And that brings me to another 1000X: the growth of HPC to a thousand times more users. Pick your favorite label of the year: personal supercomputing (possibly self-contradictory), missing middle (who wants to be someone else’s middle?), HPC for the masses (are we talking revolutions?), democratization of HPC (in my view the worst label of the lot – HPC shouldn’t be worrying about democracy or not), and so on. This user growth is how the technology, or rather, its core proposition, can benefit society and the economy with much more immediate, widespread and direct impact.

Driving the 500 fastest supercomputers in the world to a thousand times their performance does deliver value to the economy and society. Not just through the computing technology advances they inspire and require, but especially through the scientific, medical and engineering advances their use enables. But each new group of engineers and scientists that are able to exploit effective modeling and simulation in their research and design can invigorate their contribution to the economy.

Multiply these individual effects by 1000X and we might see light shining into the knowledge economy that is the dream of politicians the world over. Creating and sustaining a high-tech economy doesn’t happen by a handful of leadership supercomputers used by the few. It happens by doing that and also enabling 1000X more companies to use HPC techniques. Both upward and outward are needed.

Our existing HPC community has to play its role in this. We cannot just focus on driving the fastest machines a thousand times faster. Critically, we have to give equal peer recognition to those who focus on driving the use of the technology a thousand times broader and a thousand times easier to use.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Samsung and a number of other corporations to its IBM Q Net Read more…

By Tiffany Trader

TACC Researchers Test AI Traffic Monitoring Tool in Austin

December 13, 2017

Traffic jams and mishaps are often painful and sometimes dangerous facts of life. At this week’s IEEE International Conference on Big Data being held in Boston, researchers from TACC and colleagues will present a new Read more…

By HPCwire Staff

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in what has become an overwhelmingly two-socket landscape in the d Read more…

By John Russell

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as several tech giants jockey to establish a pole position in the race toward commercialization of quantum. This week, Microsoft took the next step in Read more…

By Tiffany Trader

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Read more…

By Tiffany Trader

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as several tech giants jockey to establish a pole position in the race toward commercializ Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This